projects / openwrt.git / blob
? search:


60668521523d771aa17e693af7962b0a94351964
[openwrt.git] / target / linux / ramips / files / drivers / net / ramips.c
1 /*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License as published by
4 * the Free Software Foundation; version 2 of the License
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
14 *
15 * Copyright (C) 2009 John Crispin <blogic@openwrt.org>
16 */
17
18 #include <linux/module.h>
19 #include <linux/kernel.h>
20 #include <linux/types.h>
21 #include <linux/dma-mapping.h>
22 #include <linux/init.h>
23 #include <linux/skbuff.h>
24 #include <linux/etherdevice.h>
25 #include <linux/ethtool.h>
26 #include <linux/platform_device.h>
27
28 #include <ramips_eth_platform.h>
29 #include "ramips_eth.h"
30
31 #define TX_TIMEOUT (20 * HZ / 100)
32 #define MAX_RX_LENGTH 1600
33
34 #ifdef CONFIG_RALINK_RT305X
35 #include "ramips_esw.c"
36 #else
37 static inline int rt305x_esw_init(void) { return 0; }
38 static inline void rt305x_esw_exit(void) { }
39 #endif
40
41 #define phys_to_bus(a) (a & 0x1FFFFFFF)
42
43 static struct net_device * ramips_dev;
44 static void __iomem *ramips_fe_base = 0;
45
46 static inline void
47 ramips_fe_wr(u32 val, unsigned reg)
48 {
49 __raw_writel(val, ramips_fe_base + reg);
50 }
51
52 static inline u32
53 ramips_fe_rr(unsigned reg)
54 {
55 return __raw_readl(ramips_fe_base + reg);
56 }
57
58 static inline void
59 ramips_fe_int_disable(u32 mask)
60 {
61 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) & ~mask,
62 RAMIPS_FE_INT_ENABLE);
63 /* flush write */
64 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
65 }
66
67 static inline void
68 ramips_fe_int_enable(u32 mask)
69 {
70 ramips_fe_wr(ramips_fe_rr(RAMIPS_FE_INT_ENABLE) | mask,
71 RAMIPS_FE_INT_ENABLE);
72 /* flush write */
73 ramips_fe_rr(RAMIPS_FE_INT_ENABLE);
74 }
75
76 static inline void
77 ramips_hw_set_macaddr(unsigned char *mac)
78 {
79 ramips_fe_wr((mac[0] << 8) | mac[1], RAMIPS_GDMA1_MAC_ADRH);
80 ramips_fe_wr((mac[2] << 24) | (mac[3] << 16) | (mac[4] << 8) | mac[5],
81 RAMIPS_GDMA1_MAC_ADRL);
82 }
83
84 #ifdef CONFIG_RALINK_RT288X
85 static void
86 ramips_setup_mdio_cfg(struct raeth_priv *re)
87 {
88 unsigned int mdio_cfg;
89
90 mdio_cfg = RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
91 RAMIPS_MDIO_CFG_TX_CLK_SKEW_200 |
92 RAMIPS_MDIO_CFG_GP1_FRC_EN;
93
94 if (re->duplex == DUPLEX_FULL)
95 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_DUPLEX;
96
97 if (re->tx_fc)
98 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_TX;
99
100 if (re->rx_fc)
101 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_FC_RX;
102
103 switch (re->speed) {
104 case SPEED_10:
105 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_10;
106 break;
107 case SPEED_100:
108 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_100;
109 break;
110 case SPEED_1000:
111 mdio_cfg |= RAMIPS_MDIO_CFG_GP1_SPEED_1000;
112 break;
113 default:
114 BUG();
115 }
116
117 ramips_fe_wr(mdio_cfg, RAMIPS_MDIO_CFG);
118 }
119 #else
120 static inline void ramips_setup_mdio_cfg(struct raeth_priv *re)
121 {
122 }
123 #endif /* CONFIG_RALINK_RT288X */
124
125 static void
126 ramips_cleanup_dma(struct raeth_priv *re)
127 {
128 int i;
129
130 for (i = 0; i < NUM_RX_DESC; i++)
131 if (re->rx_skb[i])
132 dev_kfree_skb_any(re->rx_skb[i]);
133
134 if (re->rx)
135 dma_free_coherent(NULL,
136 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
137 re->rx, re->rx_desc_dma);
138
139 if (re->tx)
140 dma_free_coherent(NULL,
141 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
142 re->tx, re->tx_desc_dma);
143 }
144
145 static int
146 ramips_alloc_dma(struct raeth_priv *re)
147 {
148 int err = -ENOMEM;
149 int i;
150
151 re->skb_free_idx = 0;
152
153 /* setup tx ring */
154 re->tx = dma_alloc_coherent(NULL,
155 NUM_TX_DESC * sizeof(struct ramips_tx_dma),
156 &re->tx_desc_dma, GFP_ATOMIC);
157 if (!re->tx)
158 goto err_cleanup;
159
160 memset(re->tx, 0, NUM_TX_DESC * sizeof(struct ramips_tx_dma));
161 for (i = 0; i < NUM_TX_DESC; i++) {
162 re->tx[i].txd2 = TX_DMA_LSO | TX_DMA_DONE;
163 re->tx[i].txd4 = TX_DMA_QN(3) | TX_DMA_PN(1);
164 }
165
166 /* setup rx ring */
167 re->rx = dma_alloc_coherent(NULL,
168 NUM_RX_DESC * sizeof(struct ramips_rx_dma),
169 &re->rx_desc_dma, GFP_ATOMIC);
170 if (!re->rx)
171 goto err_cleanup;
172
173 memset(re->rx, 0, sizeof(struct ramips_rx_dma) * NUM_RX_DESC);
174 for (i = 0; i < NUM_RX_DESC; i++) {
175 struct sk_buff *new_skb = dev_alloc_skb(MAX_RX_LENGTH +
176 NET_IP_ALIGN);
177
178 if (!new_skb)
179 goto err_cleanup;
180
181 skb_reserve(new_skb, NET_IP_ALIGN);
182 re->rx[i].rxd1 = dma_map_single(NULL,
183 new_skb->data,
184 MAX_RX_LENGTH,
185 DMA_FROM_DEVICE);
186 re->rx[i].rxd2 |= RX_DMA_LSO;
187 re->rx_skb[i] = new_skb;
188 }
189
190 return 0;
191
192 err_cleanup:
193 ramips_cleanup_dma(re);
194 return err;
195 }
196
197 static void
198 ramips_setup_dma(struct raeth_priv *re)
199 {
200 ramips_fe_wr(re->tx_desc_dma, RAMIPS_TX_BASE_PTR0);
201 ramips_fe_wr(NUM_TX_DESC, RAMIPS_TX_MAX_CNT0);
202 ramips_fe_wr(0, RAMIPS_TX_CTX_IDX0);
203 ramips_fe_wr(RAMIPS_PST_DTX_IDX0, RAMIPS_PDMA_RST_CFG);
204
205 ramips_fe_wr(re->rx_desc_dma, RAMIPS_RX_BASE_PTR0);
206 ramips_fe_wr(NUM_RX_DESC, RAMIPS_RX_MAX_CNT0);
207 ramips_fe_wr((NUM_RX_DESC - 1), RAMIPS_RX_CALC_IDX0);
208 ramips_fe_wr(RAMIPS_PST_DRX_IDX0, RAMIPS_PDMA_RST_CFG);
209 }
210
211 static int
212 ramips_eth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
213 {
214 struct raeth_priv *priv = netdev_priv(dev);
215 unsigned long tx;
216 unsigned int tx_next;
217 unsigned int mapped_addr;
218
219 if (priv->plat->min_pkt_len) {
220 if (skb->len < priv->plat->min_pkt_len) {
221 if (skb_padto(skb, priv->plat->min_pkt_len)) {
222 printk(KERN_ERR
223 "ramips_eth: skb_padto failed\n");
224 kfree_skb(skb);
225 return 0;
226 }
227 skb_put(skb, priv->plat->min_pkt_len - skb->len);
228 }
229 }
230
231 dev->trans_start = jiffies;
232 mapped_addr = (unsigned int) dma_map_single(NULL, skb->data, skb->len,
233 DMA_TO_DEVICE);
234 dma_sync_single_for_device(NULL, mapped_addr, skb->len, DMA_TO_DEVICE);
235 spin_lock(&priv->page_lock);
236 tx = ramips_fe_rr(RAMIPS_TX_CTX_IDX0);
237 tx_next = (tx + 1) % NUM_TX_DESC;
238
239 if ((priv->tx_skb[tx]) || (priv->tx_skb[tx_next]) ||
240 !(priv->tx[tx].txd2 & TX_DMA_DONE) ||
241 !(priv->tx[tx_next].txd2 & TX_DMA_DONE))
242 goto out;
243
244 priv->tx[tx].txd1 = mapped_addr;
245 priv->tx[tx].txd2 &= ~(TX_DMA_PLEN0_MASK | TX_DMA_DONE);
246 priv->tx[tx].txd2 |= TX_DMA_PLEN0(skb->len);
247 dev->stats.tx_packets++;
248 dev->stats.tx_bytes += skb->len;
249 priv->tx_skb[tx] = skb;
250 wmb();
251 ramips_fe_wr(tx_next, RAMIPS_TX_CTX_IDX0);
252 spin_unlock(&priv->page_lock);
253 return NETDEV_TX_OK;
254
255 out:
256 spin_unlock(&priv->page_lock);
257 dev->stats.tx_dropped++;
258 kfree_skb(skb);
259 return NETDEV_TX_OK;
260 }
261
262 static void
263 ramips_eth_rx_hw(unsigned long ptr)
264 {
265 struct net_device *dev = (struct net_device *) ptr;
266 struct raeth_priv *priv = netdev_priv(dev);
267 int rx;
268 int max_rx = 16;
269
270 while (max_rx) {
271 struct sk_buff *rx_skb, *new_skb;
272 int pktlen;
273
274 rx = (ramips_fe_rr(RAMIPS_RX_CALC_IDX0) + 1) % NUM_RX_DESC;
275 if (!(priv->rx[rx].rxd2 & RX_DMA_DONE))
276 break;
277 max_rx--;
278
279 rx_skb = priv->rx_skb[rx];
280 pktlen = RX_DMA_PLEN0(priv->rx[rx].rxd2);
281
282 new_skb = netdev_alloc_skb(dev, MAX_RX_LENGTH + NET_IP_ALIGN);
283 /* Reuse the buffer on allocation failures */
284 if (new_skb) {
285 /* TODO: convert to use dma_addr_t */
286 dma_unmap_single(NULL, priv->rx[rx].rxd1, MAX_RX_LENGTH,
287 DMA_FROM_DEVICE);
288
289 skb_put(rx_skb, pktlen);
290 rx_skb->dev = dev;
291 rx_skb->protocol = eth_type_trans(rx_skb, dev);
292 rx_skb->ip_summed = CHECKSUM_NONE;
293 dev->stats.rx_packets++;
294 dev->stats.rx_bytes += pktlen;
295 netif_rx(rx_skb);
296
297 priv->rx_skb[rx] = new_skb;
298 skb_reserve(new_skb, NET_IP_ALIGN);
299 priv->rx[rx].rxd1 = dma_map_single(NULL,
300 new_skb->data,
301 MAX_RX_LENGTH,
302 DMA_FROM_DEVICE);
303 } else {
304 dev->stats.rx_dropped++;
305 }
306
307 priv->rx[rx].rxd2 &= ~RX_DMA_DONE;
308 wmb();
309 ramips_fe_wr(rx, RAMIPS_RX_CALC_IDX0);
310 }
311
312 if (max_rx == 0)
313 tasklet_schedule(&priv->rx_tasklet);
314 else
315 ramips_fe_int_enable(RAMIPS_RX_DLY_INT);
316 }
317
318 static void
319 ramips_eth_tx_housekeeping(unsigned long ptr)
320 {
321 struct net_device *dev = (struct net_device*)ptr;
322 struct raeth_priv *priv = netdev_priv(dev);
323
324 spin_lock(&priv->page_lock);
325 while ((priv->tx[priv->skb_free_idx].txd2 & TX_DMA_DONE) &&
326 (priv->tx_skb[priv->skb_free_idx])) {
327 dev_kfree_skb_irq(priv->tx_skb[priv->skb_free_idx]);
328 priv->tx_skb[priv->skb_free_idx] = 0;
329 priv->skb_free_idx++;
330 if (priv->skb_free_idx >= NUM_TX_DESC)
331 priv->skb_free_idx = 0;
332 }
333 spin_unlock(&priv->page_lock);
334
335 ramips_fe_int_enable(RAMIPS_TX_DLY_INT);
336 }
337
338 static void
339 ramips_eth_timeout(struct net_device *dev)
340 {
341 struct raeth_priv *priv = netdev_priv(dev);
342
343 tasklet_schedule(&priv->tx_housekeeping_tasklet);
344 }
345
346 static irqreturn_t
347 ramips_eth_irq(int irq, void *dev)
348 {
349 struct raeth_priv *priv = netdev_priv(dev);
350 unsigned long fe_int = ramips_fe_rr(RAMIPS_FE_INT_STATUS);
351
352 ramips_fe_wr(0xFFFFFFFF, RAMIPS_FE_INT_STATUS);
353
354 if (fe_int & RAMIPS_RX_DLY_INT) {
355 ramips_fe_int_disable(RAMIPS_RX_DLY_INT);
356 tasklet_schedule(&priv->rx_tasklet);
357 }
358
359 if (fe_int & RAMIPS_TX_DLY_INT) {
360 ramips_fe_int_disable(RAMIPS_TX_DLY_INT);
361 tasklet_schedule(&priv->tx_housekeeping_tasklet);
362 }
363
364 return IRQ_HANDLED;
365 }
366
367 static int
368 ramips_eth_open(struct net_device *dev)
369 {
370 struct raeth_priv *priv = netdev_priv(dev);
371 int err;
372
373 err = request_irq(dev->irq, ramips_eth_irq, IRQF_DISABLED,
374 dev->name, dev);
375 if (err)
376 return err;
377
378 err = ramips_alloc_dma(priv);
379 if (err)
380 goto err_free_irq;
381
382 ramips_hw_set_macaddr(dev->dev_addr);
383
384 ramips_setup_dma(priv);
385 ramips_fe_wr((ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) & 0xff) |
386 (RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN |
387 RAMIPS_TX_DMA_EN | RAMIPS_PDMA_SIZE_4DWORDS),
388 RAMIPS_PDMA_GLO_CFG);
389 ramips_fe_wr((ramips_fe_rr(RAMIPS_FE_GLO_CFG) &
390 ~(RAMIPS_US_CYC_CNT_MASK << RAMIPS_US_CYC_CNT_SHIFT)) |
391 ((priv->plat->sys_freq / RAMIPS_US_CYC_CNT_DIVISOR) << RAMIPS_US_CYC_CNT_SHIFT),
392 RAMIPS_FE_GLO_CFG);
393
394 tasklet_init(&priv->tx_housekeeping_tasklet, ramips_eth_tx_housekeeping,
395 (unsigned long)dev);
396 tasklet_init(&priv->rx_tasklet, ramips_eth_rx_hw, (unsigned long)dev);
397
398 ramips_setup_mdio_cfg(priv);
399
400 ramips_fe_wr(RAMIPS_DELAY_INIT, RAMIPS_DLY_INT_CFG);
401 ramips_fe_wr(RAMIPS_TX_DLY_INT | RAMIPS_RX_DLY_INT, RAMIPS_FE_INT_ENABLE);
402 ramips_fe_wr(ramips_fe_rr(RAMIPS_GDMA1_FWD_CFG) &
403 ~(RAMIPS_GDM1_ICS_EN | RAMIPS_GDM1_TCS_EN | RAMIPS_GDM1_UCS_EN | 0xffff),
404 RAMIPS_GDMA1_FWD_CFG);
405 ramips_fe_wr(ramips_fe_rr(RAMIPS_CDMA_CSG_CFG) &
406 ~(RAMIPS_ICS_GEN_EN | RAMIPS_TCS_GEN_EN | RAMIPS_UCS_GEN_EN),
407 RAMIPS_CDMA_CSG_CFG);
408 ramips_fe_wr(RAMIPS_PSE_FQFC_CFG_INIT, RAMIPS_PSE_FQ_CFG);
409 ramips_fe_wr(1, RAMIPS_FE_RST_GL);
410 ramips_fe_wr(0, RAMIPS_FE_RST_GL);
411
412 netif_start_queue(dev);
413 return 0;
414
415 err_free_irq:
416 free_irq(dev->irq, dev);
417 return err;
418 }
419
420 static int
421 ramips_eth_stop(struct net_device *dev)
422 {
423 struct raeth_priv *priv = netdev_priv(dev);
424
425 ramips_fe_wr(ramips_fe_rr(RAMIPS_PDMA_GLO_CFG) &
426 ~(RAMIPS_TX_WB_DDONE | RAMIPS_RX_DMA_EN | RAMIPS_TX_DMA_EN),
427 RAMIPS_PDMA_GLO_CFG);
428
429 /* disable all interrupts in the hw */
430 ramips_fe_wr(0, RAMIPS_FE_INT_ENABLE);
431
432 free_irq(dev->irq, dev);
433 netif_stop_queue(dev);
434 tasklet_kill(&priv->tx_housekeeping_tasklet);
435 tasklet_kill(&priv->rx_tasklet);
436 ramips_cleanup_dma(priv);
437 printk(KERN_DEBUG "ramips_eth: stopped\n");
438 return 0;
439 }
440
441 static int __init
442 ramips_eth_probe(struct net_device *dev)
443 {
444 struct raeth_priv *priv = netdev_priv(dev);
445
446 BUG_ON(!priv->plat->reset_fe);
447 priv->plat->reset_fe();
448 net_srandom(jiffies);
449 memcpy(dev->dev_addr, priv->plat->mac, ETH_ALEN);
450
451 ether_setup(dev);
452 dev->mtu = 1500;
453 dev->watchdog_timeo = TX_TIMEOUT;
454 spin_lock_init(&priv->page_lock);
455
456 return 0;
457 }
458
459 static const struct net_device_ops ramips_eth_netdev_ops = {
460 .ndo_init = ramips_eth_probe,
461 .ndo_open = ramips_eth_open,
462 .ndo_stop = ramips_eth_stop,
463 .ndo_start_xmit = ramips_eth_hard_start_xmit,
464 .ndo_tx_timeout = ramips_eth_timeout,
465 .ndo_change_mtu = eth_change_mtu,
466 .ndo_set_mac_address = eth_mac_addr,
467 .ndo_validate_addr = eth_validate_addr,
468 };
469
470 static int
471 ramips_eth_plat_probe(struct platform_device *plat)
472 {
473 struct raeth_priv *priv;
474 struct ramips_eth_platform_data *data = plat->dev.platform_data;
475 struct resource *res;
476 int err;
477
478 if (!data) {
479 dev_err(&plat->dev, "no platform data specified\n");
480 return -EINVAL;
481 }
482
483 res = platform_get_resource(plat, IORESOURCE_MEM, 0);
484 if (!res) {
485 dev_err(&plat->dev, "no memory resource found\n");
486 return -ENXIO;
487 }
488
489 ramips_fe_base = ioremap_nocache(res->start, res->end - res->start + 1);
490 if (!ramips_fe_base)
491 return -ENOMEM;
492
493 ramips_dev = alloc_etherdev(sizeof(struct raeth_priv));
494 if (!ramips_dev) {
495 dev_err(&plat->dev, "alloc_etherdev failed\n");
496 err = -ENOMEM;
497 goto err_unmap;
498 }
499
500 strcpy(ramips_dev->name, "eth%d");
501 ramips_dev->irq = platform_get_irq(plat, 0);
502 if (ramips_dev->irq < 0) {
503 dev_err(&plat->dev, "no IRQ resource found\n");
504 err = -ENXIO;
505 goto err_free_dev;
506 }
507 ramips_dev->addr_len = ETH_ALEN;
508 ramips_dev->base_addr = (unsigned long)ramips_fe_base;
509 ramips_dev->netdev_ops = &ramips_eth_netdev_ops;
510
511 priv = netdev_priv(ramips_dev);
512
513 priv->speed = data->speed;
514 priv->duplex = data->duplex;
515 priv->rx_fc = data->rx_fc;
516 priv->tx_fc = data->tx_fc;
517 priv->plat = data;
518
519 err = register_netdev(ramips_dev);
520 if (err) {
521 dev_err(&plat->dev, "error bringing up device\n");
522 goto err_free_dev;
523 }
524
525 printk(KERN_DEBUG "ramips_eth: loaded\n");
526 return 0;
527
528 err_free_dev:
529 kfree(ramips_dev);
530 err_unmap:
531 iounmap(ramips_fe_base);
532 return err;
533 }
534
535 static int
536 ramips_eth_plat_remove(struct platform_device *plat)
537 {
538 unregister_netdev(ramips_dev);
539 free_netdev(ramips_dev);
540 printk(KERN_DEBUG "ramips_eth: unloaded\n");
541 return 0;
542 }
543
544 static struct platform_driver ramips_eth_driver = {
545 .probe = ramips_eth_plat_probe,
546 .remove = ramips_eth_plat_remove,
547 .driver = {
548 .name = "ramips_eth",
549 .owner = THIS_MODULE,
550 },
551 };
552
553 static int __init
554 ramips_eth_init(void)
555 {
556 int ret;
557
558 ret = rt305x_esw_init();
559 if (ret)
560 return ret;
561
562 ret = platform_driver_register(&ramips_eth_driver);
563 if (ret) {
564 printk(KERN_ERR
565 "ramips_eth: Error registering platfom driver!\n");
566 goto esw_cleanup;
567 }
568
569 return 0;
570
571 esw_cleanup:
572 rt305x_esw_exit();
573 return ret;
574 }
575
576 static void __exit
577 ramips_eth_cleanup(void)
578 {
579 platform_driver_unregister(&ramips_eth_driver);
580 rt305x_esw_exit();
581 }
582
583 module_init(ramips_eth_init);
584 module_exit(ramips_eth_cleanup);
585
586 MODULE_LICENSE("GPL");
587 MODULE_AUTHOR("John Crispin <blogic@openwrt.org>");
588 MODULE_DESCRIPTION("ethernet driver for ramips boards");
Personal OpenWRT clone
This page took 0.071162 seconds and 3 git commands to generate.