projects / openwrt.git / blob
? search:


a57b6d46fc1e8a5f7ab4827914acb615158bf265
[openwrt.git] / target / linux / ar71xx / files / drivers / net / ag71xx / ag71xx_main.c
1 /*
2 * Atheros AR71xx built-in ethernet mac driver
3 *
4 * Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
5 * Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
6 *
7 * Based on Atheros' AG7100 driver
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License version 2 as published
11 * by the Free Software Foundation.
12 */
13
14 #include "ag71xx.h"
15
16 #define AG71XX_DEFAULT_MSG_ENABLE \
17 ( NETIF_MSG_DRV \
18 | NETIF_MSG_PROBE \
19 | NETIF_MSG_LINK \
20 | NETIF_MSG_TIMER \
21 | NETIF_MSG_IFDOWN \
22 | NETIF_MSG_IFUP \
23 | NETIF_MSG_RX_ERR \
24 | NETIF_MSG_TX_ERR )
25
26 static int ag71xx_msg_level = -1;
27
28 module_param_named(msg_level, ag71xx_msg_level, int, 0);
29 MODULE_PARM_DESC(msg_level, "Message level (-1=defaults,0=none,...,16=all)");
30
31 static void ag71xx_dump_dma_regs(struct ag71xx *ag)
32 {
33 DBG("%s: dma_tx_ctrl=%08x, dma_tx_desc=%08x, dma_tx_status=%08x\n",
34 ag->dev->name,
35 ag71xx_rr(ag, AG71XX_REG_TX_CTRL),
36 ag71xx_rr(ag, AG71XX_REG_TX_DESC),
37 ag71xx_rr(ag, AG71XX_REG_TX_STATUS));
38
39 DBG("%s: dma_rx_ctrl=%08x, dma_rx_desc=%08x, dma_rx_status=%08x\n",
40 ag->dev->name,
41 ag71xx_rr(ag, AG71XX_REG_RX_CTRL),
42 ag71xx_rr(ag, AG71XX_REG_RX_DESC),
43 ag71xx_rr(ag, AG71XX_REG_RX_STATUS));
44 }
45
46 static void ag71xx_dump_regs(struct ag71xx *ag)
47 {
48 DBG("%s: mac_cfg1=%08x, mac_cfg2=%08x, ipg=%08x, hdx=%08x, mfl=%08x\n",
49 ag->dev->name,
50 ag71xx_rr(ag, AG71XX_REG_MAC_CFG1),
51 ag71xx_rr(ag, AG71XX_REG_MAC_CFG2),
52 ag71xx_rr(ag, AG71XX_REG_MAC_IPG),
53 ag71xx_rr(ag, AG71XX_REG_MAC_HDX),
54 ag71xx_rr(ag, AG71XX_REG_MAC_MFL));
55 DBG("%s: mac_ifctl=%08x, mac_addr1=%08x, mac_addr2=%08x\n",
56 ag->dev->name,
57 ag71xx_rr(ag, AG71XX_REG_MAC_IFCTL),
58 ag71xx_rr(ag, AG71XX_REG_MAC_ADDR1),
59 ag71xx_rr(ag, AG71XX_REG_MAC_ADDR2));
60 DBG("%s: fifo_cfg0=%08x, fifo_cfg1=%08x, fifo_cfg2=%08x\n",
61 ag->dev->name,
62 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG0),
63 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG1),
64 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG2));
65 DBG("%s: fifo_cfg3=%08x, fifo_cfg4=%08x, fifo_cfg5=%08x\n",
66 ag->dev->name,
67 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG3),
68 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG4),
69 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG5));
70 }
71
72 static inline void ag71xx_dump_intr(struct ag71xx *ag, char *label, u32 intr)
73 {
74 DBG("%s: %s intr=%08x %s%s%s%s%s%s\n",
75 ag->dev->name, label, intr,
76 (intr & AG71XX_INT_TX_PS) ? "TXPS " : "",
77 (intr & AG71XX_INT_TX_UR) ? "TXUR " : "",
78 (intr & AG71XX_INT_TX_BE) ? "TXBE " : "",
79 (intr & AG71XX_INT_RX_PR) ? "RXPR " : "",
80 (intr & AG71XX_INT_RX_OF) ? "RXOF " : "",
81 (intr & AG71XX_INT_RX_BE) ? "RXBE " : "");
82 }
83
84 static void ag71xx_ring_free(struct ag71xx_ring *ring)
85 {
86 kfree(ring->buf);
87
88 if (ring->descs_cpu)
89 dma_free_coherent(NULL, ring->size * ring->desc_size,
90 ring->descs_cpu, ring->descs_dma);
91 }
92
93 static int ag71xx_ring_alloc(struct ag71xx_ring *ring, unsigned int size)
94 {
95 int err;
96 int i;
97
98 ring->desc_size = sizeof(struct ag71xx_desc);
99 if (ring->desc_size % cache_line_size()) {
100 DBG("ag71xx: ring %p, desc size %u rounded to %u\n",
101 ring, ring->desc_size,
102 roundup(ring->desc_size, cache_line_size()));
103 ring->desc_size = roundup(ring->desc_size, cache_line_size());
104 }
105
106 ring->descs_cpu = dma_alloc_coherent(NULL, size * ring->desc_size,
107 &ring->descs_dma, GFP_ATOMIC);
108 if (!ring->descs_cpu) {
109 err = -ENOMEM;
110 goto err;
111 }
112
113 ring->size = size;
114
115 ring->buf = kzalloc(size * sizeof(*ring->buf), GFP_KERNEL);
116 if (!ring->buf) {
117 err = -ENOMEM;
118 goto err;
119 }
120
121 for (i = 0; i < size; i++) {
122 ring->buf[i].desc = (struct ag71xx_desc *)&ring->descs_cpu[i * ring->desc_size];
123 DBG("ag71xx: ring %p, desc %d at %p\n",
124 ring, i, ring->buf[i].desc);
125 }
126
127 return 0;
128
129 err:
130 return err;
131 }
132
133 static void ag71xx_ring_tx_clean(struct ag71xx *ag)
134 {
135 struct ag71xx_ring *ring = &ag->tx_ring;
136 struct net_device *dev = ag->dev;
137
138 while (ring->curr != ring->dirty) {
139 u32 i = ring->dirty % AG71XX_TX_RING_SIZE;
140
141 if (!ag71xx_desc_empty(ring->buf[i].desc)) {
142 ring->buf[i].desc->ctrl = 0;
143 dev->stats.tx_errors++;
144 }
145
146 if (ring->buf[i].skb)
147 dev_kfree_skb_any(ring->buf[i].skb);
148
149 ring->buf[i].skb = NULL;
150
151 ring->dirty++;
152 }
153
154 /* flush descriptors */
155 wmb();
156
157 }
158
159 static void ag71xx_ring_tx_init(struct ag71xx *ag)
160 {
161 struct ag71xx_ring *ring = &ag->tx_ring;
162 int i;
163
164 for (i = 0; i < AG71XX_TX_RING_SIZE; i++) {
165 ring->buf[i].desc->next = (u32) (ring->descs_dma +
166 ring->desc_size * ((i + 1) % AG71XX_TX_RING_SIZE));
167
168 ring->buf[i].desc->ctrl = DESC_EMPTY;
169 ring->buf[i].skb = NULL;
170 }
171
172 /* flush descriptors */
173 wmb();
174
175 ring->curr = 0;
176 ring->dirty = 0;
177 }
178
179 static void ag71xx_ring_rx_clean(struct ag71xx *ag)
180 {
181 struct ag71xx_ring *ring = &ag->rx_ring;
182 int i;
183
184 if (!ring->buf)
185 return;
186
187 for (i = 0; i < AG71XX_RX_RING_SIZE; i++)
188 if (ring->buf[i].skb) {
189 dma_unmap_single(&ag->dev->dev, ring->buf[i].dma_addr,
190 AG71XX_RX_PKT_SIZE, DMA_FROM_DEVICE);
191 kfree_skb(ring->buf[i].skb);
192 }
193 }
194
195 static int ag71xx_rx_reserve(struct ag71xx *ag)
196 {
197 int reserve = 0;
198
199 if (ag71xx_get_pdata(ag)->is_ar724x) {
200 if (!ag71xx_has_ar8216(ag))
201 reserve = 2;
202
203 if (ag->phy_dev)
204 reserve += 4 - (ag->phy_dev->pkt_align % 4);
205
206 reserve %= 4;
207 }
208
209 return reserve + AG71XX_RX_PKT_RESERVE;
210 }
211
212
213 static int ag71xx_ring_rx_init(struct ag71xx *ag)
214 {
215 struct ag71xx_ring *ring = &ag->rx_ring;
216 unsigned int reserve = ag71xx_rx_reserve(ag);
217 unsigned int i;
218 int ret;
219
220 ret = 0;
221 for (i = 0; i < AG71XX_RX_RING_SIZE; i++) {
222 ring->buf[i].desc->next = (u32) (ring->descs_dma +
223 ring->desc_size * ((i + 1) % AG71XX_RX_RING_SIZE));
224
225 DBG("ag71xx: RX desc at %p, next is %08x\n",
226 ring->buf[i].desc,
227 ring->buf[i].desc->next);
228 }
229
230 for (i = 0; i < AG71XX_RX_RING_SIZE; i++) {
231 struct sk_buff *skb;
232 dma_addr_t dma_addr;
233
234 skb = dev_alloc_skb(AG71XX_RX_PKT_SIZE + reserve);
235 if (!skb) {
236 ret = -ENOMEM;
237 break;
238 }
239
240 skb->dev = ag->dev;
241 skb_reserve(skb, reserve);
242
243 dma_addr = dma_map_single(&ag->dev->dev, skb->data,
244 AG71XX_RX_PKT_SIZE,
245 DMA_FROM_DEVICE);
246 ring->buf[i].skb = skb;
247 ring->buf[i].dma_addr = dma_addr;
248 ring->buf[i].desc->data = (u32) dma_addr;
249 ring->buf[i].desc->ctrl = DESC_EMPTY;
250 }
251
252 /* flush descriptors */
253 wmb();
254
255 ring->curr = 0;
256 ring->dirty = 0;
257
258 return ret;
259 }
260
261 static int ag71xx_ring_rx_refill(struct ag71xx *ag)
262 {
263 struct ag71xx_ring *ring = &ag->rx_ring;
264 unsigned int reserve = ag71xx_rx_reserve(ag);
265 unsigned int count;
266
267 count = 0;
268 for (; ring->curr - ring->dirty > 0; ring->dirty++) {
269 unsigned int i;
270
271 i = ring->dirty % AG71XX_RX_RING_SIZE;
272
273 if (ring->buf[i].skb == NULL) {
274 dma_addr_t dma_addr;
275 struct sk_buff *skb;
276
277 skb = dev_alloc_skb(AG71XX_RX_PKT_SIZE + reserve);
278 if (skb == NULL)
279 break;
280
281 skb_reserve(skb, reserve);
282 skb->dev = ag->dev;
283
284 dma_addr = dma_map_single(&ag->dev->dev, skb->data,
285 AG71XX_RX_PKT_SIZE,
286 DMA_FROM_DEVICE);
287
288 ring->buf[i].skb = skb;
289 ring->buf[i].dma_addr = dma_addr;
290 ring->buf[i].desc->data = (u32) dma_addr;
291 }
292
293 ring->buf[i].desc->ctrl = DESC_EMPTY;
294 count++;
295 }
296
297 /* flush descriptors */
298 wmb();
299
300 DBG("%s: %u rx descriptors refilled\n", ag->dev->name, count);
301
302 return count;
303 }
304
305 static int ag71xx_rings_init(struct ag71xx *ag)
306 {
307 int ret;
308
309 ret = ag71xx_ring_alloc(&ag->tx_ring, AG71XX_TX_RING_SIZE);
310 if (ret)
311 return ret;
312
313 ag71xx_ring_tx_init(ag);
314
315 ret = ag71xx_ring_alloc(&ag->rx_ring, AG71XX_RX_RING_SIZE);
316 if (ret)
317 return ret;
318
319 ret = ag71xx_ring_rx_init(ag);
320 return ret;
321 }
322
323 static void ag71xx_rings_cleanup(struct ag71xx *ag)
324 {
325 ag71xx_ring_rx_clean(ag);
326 ag71xx_ring_free(&ag->rx_ring);
327
328 ag71xx_ring_tx_clean(ag);
329 ag71xx_ring_free(&ag->tx_ring);
330 }
331
332 static unsigned char *ag71xx_speed_str(struct ag71xx *ag)
333 {
334 switch (ag->speed) {
335 case SPEED_1000:
336 return "1000";
337 case SPEED_100:
338 return "100";
339 case SPEED_10:
340 return "10";
341 }
342
343 return "?";
344 }
345
346 void ag71xx_link_adjust(struct ag71xx *ag)
347 {
348 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
349 u32 cfg2;
350 u32 ifctl;
351 u32 fifo5;
352 u32 mii_speed;
353
354 if (!ag->link) {
355 netif_carrier_off(ag->dev);
356 if (netif_msg_link(ag))
357 printk(KERN_INFO "%s: link down\n", ag->dev->name);
358 return;
359 }
360
361 cfg2 = ag71xx_rr(ag, AG71XX_REG_MAC_CFG2);
362 cfg2 &= ~(MAC_CFG2_IF_1000 | MAC_CFG2_IF_10_100 | MAC_CFG2_FDX);
363 cfg2 |= (ag->duplex) ? MAC_CFG2_FDX : 0;
364
365 ifctl = ag71xx_rr(ag, AG71XX_REG_MAC_IFCTL);
366 ifctl &= ~(MAC_IFCTL_SPEED);
367
368 fifo5 = ag71xx_rr(ag, AG71XX_REG_FIFO_CFG5);
369 fifo5 &= ~FIFO_CFG5_BM;
370
371 switch (ag->speed) {
372 case SPEED_1000:
373 mii_speed = MII_CTRL_SPEED_1000;
374 cfg2 |= MAC_CFG2_IF_1000;
375 fifo5 |= FIFO_CFG5_BM;
376 break;
377 case SPEED_100:
378 mii_speed = MII_CTRL_SPEED_100;
379 cfg2 |= MAC_CFG2_IF_10_100;
380 ifctl |= MAC_IFCTL_SPEED;
381 break;
382 case SPEED_10:
383 mii_speed = MII_CTRL_SPEED_10;
384 cfg2 |= MAC_CFG2_IF_10_100;
385 break;
386 default:
387 BUG();
388 return;
389 }
390
391 if (pdata->is_ar91xx)
392 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG3, 0x00780fff);
393 else if (pdata->is_ar724x)
394 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG3, pdata->fifo_cfg3);
395 else
396 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG3, 0x008001ff);
397
398 if (pdata->set_pll)
399 pdata->set_pll(ag->speed);
400
401 ag71xx_mii_ctrl_set_speed(ag, mii_speed);
402
403 ag71xx_wr(ag, AG71XX_REG_MAC_CFG2, cfg2);
404 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG5, fifo5);
405 ag71xx_wr(ag, AG71XX_REG_MAC_IFCTL, ifctl);
406
407 netif_carrier_on(ag->dev);
408 if (netif_msg_link(ag))
409 printk(KERN_INFO "%s: link up (%sMbps/%s duplex)\n",
410 ag->dev->name,
411 ag71xx_speed_str(ag),
412 (DUPLEX_FULL == ag->duplex) ? "Full" : "Half");
413
414 DBG("%s: fifo_cfg0=%#x, fifo_cfg1=%#x, fifo_cfg2=%#x\n",
415 ag->dev->name,
416 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG0),
417 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG1),
418 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG2));
419
420 DBG("%s: fifo_cfg3=%#x, fifo_cfg4=%#x, fifo_cfg5=%#x\n",
421 ag->dev->name,
422 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG3),
423 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG4),
424 ag71xx_rr(ag, AG71XX_REG_FIFO_CFG5));
425
426 DBG("%s: mac_cfg2=%#x, mac_ifctl=%#x, mii_ctrl=%#x\n",
427 ag->dev->name,
428 ag71xx_rr(ag, AG71XX_REG_MAC_CFG2),
429 ag71xx_rr(ag, AG71XX_REG_MAC_IFCTL),
430 ag71xx_mii_ctrl_rr(ag));
431 }
432
433 static void ag71xx_hw_set_macaddr(struct ag71xx *ag, unsigned char *mac)
434 {
435 u32 t;
436
437 t = (((u32) mac[5]) << 24) | (((u32) mac[4]) << 16)
438 | (((u32) mac[3]) << 8) | ((u32) mac[2]);
439
440 ag71xx_wr(ag, AG71XX_REG_MAC_ADDR1, t);
441
442 t = (((u32) mac[1]) << 24) | (((u32) mac[0]) << 16);
443 ag71xx_wr(ag, AG71XX_REG_MAC_ADDR2, t);
444 }
445
446 static void ag71xx_dma_reset(struct ag71xx *ag)
447 {
448 u32 val;
449 int i;
450
451 ag71xx_dump_dma_regs(ag);
452
453 /* stop RX and TX */
454 ag71xx_wr(ag, AG71XX_REG_RX_CTRL, 0);
455 ag71xx_wr(ag, AG71XX_REG_TX_CTRL, 0);
456
457 /* clear descriptor addresses */
458 ag71xx_wr(ag, AG71XX_REG_TX_DESC, 0);
459 ag71xx_wr(ag, AG71XX_REG_RX_DESC, 0);
460
461 /* clear pending RX/TX interrupts */
462 for (i = 0; i < 256; i++) {
463 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_PR);
464 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_PS);
465 }
466
467 /* clear pending errors */
468 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_BE | RX_STATUS_OF);
469 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_BE | TX_STATUS_UR);
470
471 val = ag71xx_rr(ag, AG71XX_REG_RX_STATUS);
472 if (val)
473 printk(KERN_ALERT "%s: unable to clear DMA Rx status: %08x\n",
474 ag->dev->name, val);
475
476 val = ag71xx_rr(ag, AG71XX_REG_TX_STATUS);
477
478 /* mask out reserved bits */
479 val &= ~0xff000000;
480
481 if (val)
482 printk(KERN_ALERT "%s: unable to clear DMA Tx status: %08x\n",
483 ag->dev->name, val);
484
485 ag71xx_dump_dma_regs(ag);
486 }
487
488 #define MAC_CFG1_INIT (MAC_CFG1_RXE | MAC_CFG1_TXE | \
489 MAC_CFG1_SRX | MAC_CFG1_STX)
490
491 #define FIFO_CFG0_INIT (FIFO_CFG0_ALL << FIFO_CFG0_ENABLE_SHIFT)
492
493 #define FIFO_CFG4_INIT (FIFO_CFG4_DE | FIFO_CFG4_DV | FIFO_CFG4_FC | \
494 FIFO_CFG4_CE | FIFO_CFG4_CR | FIFO_CFG4_LM | \
495 FIFO_CFG4_LO | FIFO_CFG4_OK | FIFO_CFG4_MC | \
496 FIFO_CFG4_BC | FIFO_CFG4_DR | FIFO_CFG4_LE | \
497 FIFO_CFG4_CF | FIFO_CFG4_PF | FIFO_CFG4_UO | \
498 FIFO_CFG4_VT)
499
500 #define FIFO_CFG5_INIT (FIFO_CFG5_DE | FIFO_CFG5_DV | FIFO_CFG5_FC | \
501 FIFO_CFG5_CE | FIFO_CFG5_LO | FIFO_CFG5_OK | \
502 FIFO_CFG5_MC | FIFO_CFG5_BC | FIFO_CFG5_DR | \
503 FIFO_CFG5_CF | FIFO_CFG5_PF | FIFO_CFG5_VT | \
504 FIFO_CFG5_LE | FIFO_CFG5_FT | FIFO_CFG5_16 | \
505 FIFO_CFG5_17 | FIFO_CFG5_SF)
506
507 static void ag71xx_hw_init(struct ag71xx *ag)
508 {
509 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
510
511 ag71xx_sb(ag, AG71XX_REG_MAC_CFG1, MAC_CFG1_SR);
512 udelay(20);
513
514 ar71xx_device_stop(pdata->reset_bit);
515 mdelay(100);
516 ar71xx_device_start(pdata->reset_bit);
517 mdelay(100);
518
519 /* setup MAC configuration registers */
520 if (pdata->is_ar724x)
521 ag71xx_wr(ag, AG71XX_REG_MAC_CFG1,
522 MAC_CFG1_INIT | MAC_CFG1_TFC | MAC_CFG1_RFC);
523 else
524 ag71xx_wr(ag, AG71XX_REG_MAC_CFG1, MAC_CFG1_INIT);
525
526 ag71xx_sb(ag, AG71XX_REG_MAC_CFG2,
527 MAC_CFG2_PAD_CRC_EN | MAC_CFG2_LEN_CHECK);
528
529 /* setup max frame length */
530 ag71xx_wr(ag, AG71XX_REG_MAC_MFL, AG71XX_TX_MTU_LEN);
531
532 /* setup MII interface type */
533 ag71xx_mii_ctrl_set_if(ag, pdata->mii_if);
534
535 /* setup FIFO configuration registers */
536 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG0, FIFO_CFG0_INIT);
537 if (pdata->is_ar724x) {
538 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG1, pdata->fifo_cfg1);
539 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG2, pdata->fifo_cfg2);
540 } else {
541 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG1, 0x0fff0000);
542 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG2, 0x00001fff);
543 }
544 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG4, FIFO_CFG4_INIT);
545 ag71xx_wr(ag, AG71XX_REG_FIFO_CFG5, FIFO_CFG5_INIT);
546
547 ag71xx_dma_reset(ag);
548 }
549
550 static void ag71xx_hw_start(struct ag71xx *ag)
551 {
552 /* start RX engine */
553 ag71xx_wr(ag, AG71XX_REG_RX_CTRL, RX_CTRL_RXE);
554
555 /* enable interrupts */
556 ag71xx_wr(ag, AG71XX_REG_INT_ENABLE, AG71XX_INT_INIT);
557 }
558
559 static void ag71xx_hw_stop(struct ag71xx *ag)
560 {
561 /* disable all interrupts */
562 ag71xx_wr(ag, AG71XX_REG_INT_ENABLE, 0);
563
564 ag71xx_dma_reset(ag);
565 }
566
567 static int ag71xx_open(struct net_device *dev)
568 {
569 struct ag71xx *ag = netdev_priv(dev);
570 int ret;
571
572 ret = ag71xx_rings_init(ag);
573 if (ret)
574 goto err;
575
576 napi_enable(&ag->napi);
577
578 netif_carrier_off(dev);
579 ag71xx_phy_start(ag);
580
581 ag71xx_wr(ag, AG71XX_REG_TX_DESC, ag->tx_ring.descs_dma);
582 ag71xx_wr(ag, AG71XX_REG_RX_DESC, ag->rx_ring.descs_dma);
583
584 ag71xx_hw_set_macaddr(ag, dev->dev_addr);
585
586 ag71xx_hw_start(ag);
587
588 netif_start_queue(dev);
589
590 return 0;
591
592 err:
593 ag71xx_rings_cleanup(ag);
594 return ret;
595 }
596
597 static int ag71xx_stop(struct net_device *dev)
598 {
599 struct ag71xx *ag = netdev_priv(dev);
600 unsigned long flags;
601
602 netif_carrier_off(dev);
603 ag71xx_phy_stop(ag);
604
605 spin_lock_irqsave(&ag->lock, flags);
606
607 netif_stop_queue(dev);
608
609 ag71xx_hw_stop(ag);
610
611 napi_disable(&ag->napi);
612 del_timer_sync(&ag->oom_timer);
613
614 spin_unlock_irqrestore(&ag->lock, flags);
615
616 ag71xx_rings_cleanup(ag);
617
618 return 0;
619 }
620
621 static netdev_tx_t ag71xx_hard_start_xmit(struct sk_buff *skb,
622 struct net_device *dev)
623 {
624 struct ag71xx *ag = netdev_priv(dev);
625 struct ag71xx_ring *ring = &ag->tx_ring;
626 struct ag71xx_desc *desc;
627 dma_addr_t dma_addr;
628 int i;
629
630 i = ring->curr % AG71XX_TX_RING_SIZE;
631 desc = ring->buf[i].desc;
632
633 if (!ag71xx_desc_empty(desc))
634 goto err_drop;
635
636 if (ag71xx_has_ar8216(ag))
637 ag71xx_add_ar8216_header(ag, skb);
638
639 if (skb->len <= 0) {
640 DBG("%s: packet len is too small\n", ag->dev->name);
641 goto err_drop;
642 }
643
644 dma_addr = dma_map_single(&dev->dev, skb->data, skb->len,
645 DMA_TO_DEVICE);
646
647 ring->buf[i].skb = skb;
648
649 /* setup descriptor fields */
650 desc->data = (u32) dma_addr;
651 desc->ctrl = (skb->len & DESC_PKTLEN_M);
652
653 /* flush descriptor */
654 wmb();
655
656 ring->curr++;
657 if (ring->curr == (ring->dirty + AG71XX_TX_THRES_STOP)) {
658 DBG("%s: tx queue full\n", ag->dev->name);
659 netif_stop_queue(dev);
660 }
661
662 DBG("%s: packet injected into TX queue\n", ag->dev->name);
663
664 /* enable TX engine */
665 ag71xx_wr(ag, AG71XX_REG_TX_CTRL, TX_CTRL_TXE);
666
667 return NETDEV_TX_OK;
668
669 err_drop:
670 dev->stats.tx_dropped++;
671
672 dev_kfree_skb(skb);
673 return NETDEV_TX_OK;
674 }
675
676 static int ag71xx_do_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
677 {
678 struct mii_ioctl_data *data = (struct mii_ioctl_data *) &ifr->ifr_data;
679 struct ag71xx *ag = netdev_priv(dev);
680 int ret;
681
682 switch (cmd) {
683 case SIOCETHTOOL:
684 if (ag->phy_dev == NULL)
685 break;
686
687 spin_lock_irq(&ag->lock);
688 ret = phy_ethtool_ioctl(ag->phy_dev, (void *) ifr->ifr_data);
689 spin_unlock_irq(&ag->lock);
690 return ret;
691
692 case SIOCSIFHWADDR:
693 if (copy_from_user
694 (dev->dev_addr, ifr->ifr_data, sizeof(dev->dev_addr)))
695 return -EFAULT;
696 return 0;
697
698 case SIOCGIFHWADDR:
699 if (copy_to_user
700 (ifr->ifr_data, dev->dev_addr, sizeof(dev->dev_addr)))
701 return -EFAULT;
702 return 0;
703
704 case SIOCGMIIPHY:
705 case SIOCGMIIREG:
706 case SIOCSMIIREG:
707 if (ag->phy_dev == NULL)
708 break;
709
710 return phy_mii_ioctl(ag->phy_dev, data, cmd);
711
712 default:
713 break;
714 }
715
716 return -EOPNOTSUPP;
717 }
718
719 static void ag71xx_oom_timer_handler(unsigned long data)
720 {
721 struct net_device *dev = (struct net_device *) data;
722 struct ag71xx *ag = netdev_priv(dev);
723
724 napi_schedule(&ag->napi);
725 }
726
727 static void ag71xx_tx_timeout(struct net_device *dev)
728 {
729 struct ag71xx *ag = netdev_priv(dev);
730
731 if (netif_msg_tx_err(ag))
732 printk(KERN_DEBUG "%s: tx timeout\n", ag->dev->name);
733
734 schedule_work(&ag->restart_work);
735 }
736
737 static void ag71xx_restart_work_func(struct work_struct *work)
738 {
739 struct ag71xx *ag = container_of(work, struct ag71xx, restart_work);
740
741 ag71xx_stop(ag->dev);
742 ag71xx_open(ag->dev);
743 }
744
745 static int ag71xx_tx_packets(struct ag71xx *ag)
746 {
747 struct ag71xx_ring *ring = &ag->tx_ring;
748 int sent;
749
750 DBG("%s: processing TX ring\n", ag->dev->name);
751
752 sent = 0;
753 while (ring->dirty != ring->curr) {
754 unsigned int i = ring->dirty % AG71XX_TX_RING_SIZE;
755 struct ag71xx_desc *desc = ring->buf[i].desc;
756 struct sk_buff *skb = ring->buf[i].skb;
757
758 if (!ag71xx_desc_empty(desc))
759 break;
760
761 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_PS);
762
763 ag->dev->stats.tx_bytes += skb->len;
764 ag->dev->stats.tx_packets++;
765
766 dev_kfree_skb_any(skb);
767 ring->buf[i].skb = NULL;
768
769 ring->dirty++;
770 sent++;
771 }
772
773 DBG("%s: %d packets sent out\n", ag->dev->name, sent);
774
775 if ((ring->curr - ring->dirty) < AG71XX_TX_THRES_WAKEUP)
776 netif_wake_queue(ag->dev);
777
778 return sent;
779 }
780
781 static int ag71xx_rx_packets(struct ag71xx *ag, int limit)
782 {
783 struct net_device *dev = ag->dev;
784 struct ag71xx_ring *ring = &ag->rx_ring;
785 int done = 0;
786
787 DBG("%s: rx packets, limit=%d, curr=%u, dirty=%u\n",
788 dev->name, limit, ring->curr, ring->dirty);
789
790 while (done < limit) {
791 unsigned int i = ring->curr % AG71XX_RX_RING_SIZE;
792 struct ag71xx_desc *desc = ring->buf[i].desc;
793 struct sk_buff *skb;
794 int pktlen;
795 int err = 0;
796
797 if (ag71xx_desc_empty(desc))
798 break;
799
800 if ((ring->dirty + AG71XX_RX_RING_SIZE) == ring->curr) {
801 ag71xx_assert(0);
802 break;
803 }
804
805 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_PR);
806
807 skb = ring->buf[i].skb;
808 pktlen = ag71xx_desc_pktlen(desc);
809 pktlen -= ETH_FCS_LEN;
810
811 dma_unmap_single(&dev->dev, ring->buf[i].dma_addr,
812 AG71XX_RX_PKT_SIZE, DMA_FROM_DEVICE);
813
814 dev->last_rx = jiffies;
815 dev->stats.rx_packets++;
816 dev->stats.rx_bytes += pktlen;
817
818 skb_put(skb, pktlen);
819 if (ag71xx_has_ar8216(ag))
820 err = ag71xx_remove_ar8216_header(ag, skb, pktlen);
821
822 if (err) {
823 dev->stats.rx_dropped++;
824 kfree_skb(skb);
825 } else {
826 skb->dev = dev;
827 skb->ip_summed = CHECKSUM_NONE;
828 if (ag->phy_dev) {
829 ag->phy_dev->netif_receive_skb(skb);
830 } else {
831 skb->protocol = eth_type_trans(skb, dev);
832 netif_receive_skb(skb);
833 }
834 }
835
836 ring->buf[i].skb = NULL;
837 done++;
838
839 ring->curr++;
840 }
841
842 ag71xx_ring_rx_refill(ag);
843
844 DBG("%s: rx finish, curr=%u, dirty=%u, done=%d\n",
845 dev->name, ring->curr, ring->dirty, done);
846
847 return done;
848 }
849
850 static int ag71xx_poll(struct napi_struct *napi, int limit)
851 {
852 struct ag71xx *ag = container_of(napi, struct ag71xx, napi);
853 struct ag71xx_platform_data *pdata = ag71xx_get_pdata(ag);
854 struct net_device *dev = ag->dev;
855 struct ag71xx_ring *rx_ring;
856 unsigned long flags;
857 u32 status;
858 int tx_done;
859 int rx_done;
860
861 pdata->ddr_flush();
862 tx_done = ag71xx_tx_packets(ag);
863
864 DBG("%s: processing RX ring\n", dev->name);
865 rx_done = ag71xx_rx_packets(ag, limit);
866
867 ag71xx_debugfs_update_napi_stats(ag, rx_done, tx_done);
868
869 rx_ring = &ag->rx_ring;
870 if (rx_ring->buf[rx_ring->dirty % AG71XX_RX_RING_SIZE].skb == NULL)
871 goto oom;
872
873 status = ag71xx_rr(ag, AG71XX_REG_RX_STATUS);
874 if (unlikely(status & RX_STATUS_OF)) {
875 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_OF);
876 dev->stats.rx_fifo_errors++;
877
878 /* restart RX */
879 ag71xx_wr(ag, AG71XX_REG_RX_CTRL, RX_CTRL_RXE);
880 }
881
882 if (rx_done < limit) {
883 if (status & RX_STATUS_PR)
884 goto more;
885
886 status = ag71xx_rr(ag, AG71XX_REG_TX_STATUS);
887 if (status & TX_STATUS_PS)
888 goto more;
889
890 DBG("%s: disable polling mode, rx=%d, tx=%d,limit=%d\n",
891 dev->name, rx_done, tx_done, limit);
892
893 napi_complete(napi);
894
895 /* enable interrupts */
896 spin_lock_irqsave(&ag->lock, flags);
897 ag71xx_int_enable(ag, AG71XX_INT_POLL);
898 spin_unlock_irqrestore(&ag->lock, flags);
899 return rx_done;
900 }
901
902 more:
903 DBG("%s: stay in polling mode, rx=%d, tx=%d, limit=%d\n",
904 dev->name, rx_done, tx_done, limit);
905 return rx_done;
906
907 oom:
908 if (netif_msg_rx_err(ag))
909 printk(KERN_DEBUG "%s: out of memory\n", dev->name);
910
911 mod_timer(&ag->oom_timer, jiffies + AG71XX_OOM_REFILL);
912 napi_complete(napi);
913 return 0;
914 }
915
916 static irqreturn_t ag71xx_interrupt(int irq, void *dev_id)
917 {
918 struct net_device *dev = dev_id;
919 struct ag71xx *ag = netdev_priv(dev);
920 u32 status;
921
922 status = ag71xx_rr(ag, AG71XX_REG_INT_STATUS);
923 ag71xx_dump_intr(ag, "raw", status);
924
925 if (unlikely(!status))
926 return IRQ_NONE;
927
928 if (unlikely(status & AG71XX_INT_ERR)) {
929 if (status & AG71XX_INT_TX_BE) {
930 ag71xx_wr(ag, AG71XX_REG_TX_STATUS, TX_STATUS_BE);
931 dev_err(&dev->dev, "TX BUS error\n");
932 }
933 if (status & AG71XX_INT_RX_BE) {
934 ag71xx_wr(ag, AG71XX_REG_RX_STATUS, RX_STATUS_BE);
935 dev_err(&dev->dev, "RX BUS error\n");
936 }
937 }
938
939 if (likely(status & AG71XX_INT_POLL)) {
940 ag71xx_int_disable(ag, AG71XX_INT_POLL);
941 DBG("%s: enable polling mode\n", dev->name);
942 napi_schedule(&ag->napi);
943 }
944
945 ag71xx_debugfs_update_int_stats(ag, status);
946
947 return IRQ_HANDLED;
948 }
949
950 static void ag71xx_set_multicast_list(struct net_device *dev)
951 {
952 /* TODO */
953 }
954
955 #ifdef CONFIG_NET_POLL_CONTROLLER
956 /*
957 * Polling 'interrupt' - used by things like netconsole to send skbs
958 * without having to re-enable interrupts. It's not called while
959 * the interrupt routine is executing.
960 */
961 static void ag71xx_netpoll(struct net_device *dev)
962 {
963 disable_irq(dev->irq);
964 ag71xx_interrupt(dev->irq, dev);
965 enable_irq(dev->irq);
966 }
967 #endif
968
969 static const struct net_device_ops ag71xx_netdev_ops = {
970 .ndo_open = ag71xx_open,
971 .ndo_stop = ag71xx_stop,
972 .ndo_start_xmit = ag71xx_hard_start_xmit,
973 .ndo_set_multicast_list = ag71xx_set_multicast_list,
974 .ndo_do_ioctl = ag71xx_do_ioctl,
975 .ndo_tx_timeout = ag71xx_tx_timeout,
976 .ndo_change_mtu = eth_change_mtu,
977 .ndo_set_mac_address = eth_mac_addr,
978 .ndo_validate_addr = eth_validate_addr,
979 #ifdef CONFIG_NET_POLL_CONTROLLER
980 .ndo_poll_controller = ag71xx_netpoll,
981 #endif
982 };
983
984 static int __init ag71xx_probe(struct platform_device *pdev)
985 {
986 struct net_device *dev;
987 struct resource *res;
988 struct ag71xx *ag;
989 struct ag71xx_platform_data *pdata;
990 int err;
991
992 pdata = pdev->dev.platform_data;
993 if (!pdata) {
994 dev_err(&pdev->dev, "no platform data specified\n");
995 err = -ENXIO;
996 goto err_out;
997 }
998
999 if (pdata->mii_bus_dev == NULL) {
1000 dev_err(&pdev->dev, "no MII bus device specified\n");
1001 err = -EINVAL;
1002 goto err_out;
1003 }
1004
1005 dev = alloc_etherdev(sizeof(*ag));
1006 if (!dev) {
1007 dev_err(&pdev->dev, "alloc_etherdev failed\n");
1008 err = -ENOMEM;
1009 goto err_out;
1010 }
1011
1012 SET_NETDEV_DEV(dev, &pdev->dev);
1013
1014 ag = netdev_priv(dev);
1015 ag->pdev = pdev;
1016 ag->dev = dev;
1017 ag->msg_enable = netif_msg_init(ag71xx_msg_level,
1018 AG71XX_DEFAULT_MSG_ENABLE);
1019 spin_lock_init(&ag->lock);
1020
1021 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "mac_base");
1022 if (!res) {
1023 dev_err(&pdev->dev, "no mac_base resource found\n");
1024 err = -ENXIO;
1025 goto err_out;
1026 }
1027
1028 ag->mac_base = ioremap_nocache(res->start, res->end - res->start + 1);
1029 if (!ag->mac_base) {
1030 dev_err(&pdev->dev, "unable to ioremap mac_base\n");
1031 err = -ENOMEM;
1032 goto err_free_dev;
1033 }
1034
1035 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "mii_ctrl");
1036 if (!res) {
1037 dev_err(&pdev->dev, "no mii_ctrl resource found\n");
1038 err = -ENXIO;
1039 goto err_unmap_base;
1040 }
1041
1042 ag->mii_ctrl = ioremap_nocache(res->start, res->end - res->start + 1);
1043 if (!ag->mii_ctrl) {
1044 dev_err(&pdev->dev, "unable to ioremap mii_ctrl\n");
1045 err = -ENOMEM;
1046 goto err_unmap_base;
1047 }
1048
1049 dev->irq = platform_get_irq(pdev, 0);
1050 err = request_irq(dev->irq, ag71xx_interrupt,
1051 IRQF_DISABLED | IRQF_SAMPLE_RANDOM,
1052 dev->name, dev);
1053 if (err) {
1054 dev_err(&pdev->dev, "unable to request IRQ %d\n", dev->irq);
1055 goto err_unmap_mii_ctrl;
1056 }
1057
1058 dev->base_addr = (unsigned long)ag->mac_base;
1059 dev->netdev_ops = &ag71xx_netdev_ops;
1060 dev->ethtool_ops = &ag71xx_ethtool_ops;
1061
1062 INIT_WORK(&ag->restart_work, ag71xx_restart_work_func);
1063
1064 init_timer(&ag->oom_timer);
1065 ag->oom_timer.data = (unsigned long) dev;
1066 ag->oom_timer.function = ag71xx_oom_timer_handler;
1067
1068 memcpy(dev->dev_addr, pdata->mac_addr, ETH_ALEN);
1069
1070 netif_napi_add(dev, &ag->napi, ag71xx_poll, AG71XX_NAPI_WEIGHT);
1071
1072 err = register_netdev(dev);
1073 if (err) {
1074 dev_err(&pdev->dev, "unable to register net device\n");
1075 goto err_free_irq;
1076 }
1077
1078 printk(KERN_INFO "%s: Atheros AG71xx at 0x%08lx, irq %d\n",
1079 dev->name, dev->base_addr, dev->irq);
1080
1081 ag71xx_dump_regs(ag);
1082
1083 ag71xx_hw_init(ag);
1084
1085 ag71xx_dump_regs(ag);
1086
1087 err = ag71xx_phy_connect(ag);
1088 if (err)
1089 goto err_unregister_netdev;
1090
1091 err = ag71xx_debugfs_init(ag);
1092 if (err)
1093 goto err_phy_disconnect;
1094
1095 platform_set_drvdata(pdev, dev);
1096
1097 return 0;
1098
1099 err_phy_disconnect:
1100 ag71xx_phy_disconnect(ag);
1101 err_unregister_netdev:
1102 unregister_netdev(dev);
1103 err_free_irq:
1104 free_irq(dev->irq, dev);
1105 err_unmap_mii_ctrl:
1106 iounmap(ag->mii_ctrl);
1107 err_unmap_base:
1108 iounmap(ag->mac_base);
1109 err_free_dev:
1110 kfree(dev);
1111 err_out:
1112 platform_set_drvdata(pdev, NULL);
1113 return err;
1114 }
1115
1116 static int __exit ag71xx_remove(struct platform_device *pdev)
1117 {
1118 struct net_device *dev = platform_get_drvdata(pdev);
1119
1120 if (dev) {
1121 struct ag71xx *ag = netdev_priv(dev);
1122
1123 ag71xx_debugfs_exit(ag);
1124 ag71xx_phy_disconnect(ag);
1125 unregister_netdev(dev);
1126 free_irq(dev->irq, dev);
1127 iounmap(ag->mii_ctrl);
1128 iounmap(ag->mac_base);
1129 kfree(dev);
1130 platform_set_drvdata(pdev, NULL);
1131 }
1132
1133 return 0;
1134 }
1135
1136 static struct platform_driver ag71xx_driver = {
1137 .probe = ag71xx_probe,
1138 .remove = __exit_p(ag71xx_remove),
1139 .driver = {
1140 .name = AG71XX_DRV_NAME,
1141 }
1142 };
1143
1144 static int __init ag71xx_module_init(void)
1145 {
1146 int ret;
1147
1148 ret = ag71xx_debugfs_root_init();
1149 if (ret)
1150 goto err_out;
1151
1152 ret = ag71xx_mdio_driver_init();
1153 if (ret)
1154 goto err_debugfs_exit;
1155
1156 ret = platform_driver_register(&ag71xx_driver);
1157 if (ret)
1158 goto err_mdio_exit;
1159
1160 return 0;
1161
1162 err_mdio_exit:
1163 ag71xx_mdio_driver_exit();
1164 err_debugfs_exit:
1165 ag71xx_debugfs_root_exit();
1166 err_out:
1167 return ret;
1168 }
1169
1170 static void __exit ag71xx_module_exit(void)
1171 {
1172 platform_driver_unregister(&ag71xx_driver);
1173 ag71xx_mdio_driver_exit();
1174 ag71xx_debugfs_root_exit();
1175 }
1176
1177 module_init(ag71xx_module_init);
1178 module_exit(ag71xx_module_exit);
1179
1180 MODULE_VERSION(AG71XX_DRV_VERSION);
1181 MODULE_AUTHOR("Gabor Juhos <juhosg@openwrt.org>");
1182 MODULE_AUTHOR("Imre Kaloz <kaloz@openwrt.org>");
1183 MODULE_LICENSE("GPL v2");
1184 MODULE_ALIAS("platform:" AG71XX_DRV_NAME);
Personal OpenWRT clone
This page took 0.102528 seconds and 3 git commands to generate.