ramips: add preliminary support for the RT3662/RT3883 SoCs

[openwrt.git] / target / linux / ramips / files / arch / mips / ralink / rt3883 / irq.c

diff --git a/target/linux/ramips/files/arch/mips/ralink/rt3883/irq.c b/target/linux/ramips/files/arch/mips/ralink/rt3883/irq.c
new file mode 100644 (file)
index 0000000..b561fd3
--- /dev/null
+++ b/target/linux/ramips/files/arch/mips/ralink/rt3883/irq.c
@@ -0,0 +1,84 @@
+/*
+ *  Ralink RT3662/RT3883 SoC specific interrupt handling
+ *
+ *  Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ */
+
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/irq.h>
+
+#include <asm/irq_cpu.h>
+#include <asm/mipsregs.h>
+
+#include <asm/mach-ralink/common.h>
+#include <asm/mach-ralink/rt3883.h>
+#include <asm/mach-ralink/rt3883_regs.h>
+
+static void rt3883_intc_irq_dispatch(void)
+{
+       u32 pending;
+
+       pending = ramips_intc_get_status();
+
+       if (pending & RT3883_INTC_INT_TIMER0)
+               do_IRQ(RT3883_INTC_IRQ_TIMER0);
+
+       else if (pending & RT3883_INTC_INT_TIMER1)
+               do_IRQ(RT3883_INTC_IRQ_TIMER1);
+
+       else if (pending & RT3883_INTC_INT_UART0)
+               do_IRQ(RT3883_INTC_IRQ_UART0);
+
+       else if (pending & RT3883_INTC_INT_UART1)
+               do_IRQ(RT3883_INTC_IRQ_UART1);
+
+       else if (pending & RT3883_INTC_INT_PERFC)
+               do_IRQ(RT3883_INTC_IRQ_PERFC);
+
+       else if (pending & RT3883_INTC_INT_UHST)
+               do_IRQ(RT3883_INTC_IRQ_UHST);
+
+       /* TODO: handle PIO interrupts as well */
+
+       else
+               spurious_interrupt();
+}
+
+asmlinkage void plat_irq_dispatch(void)
+{
+       unsigned long pending;
+
+       pending = read_c0_status() & read_c0_cause() & ST0_IM;
+
+       if (pending & STATUSF_IP7)
+               do_IRQ(RT3883_CPU_IRQ_COUNTER);
+
+       else if (pending & STATUSF_IP5)
+               do_IRQ(RT3883_CPU_IRQ_FE);
+
+       else if (pending & STATUSF_IP6)
+               do_IRQ(RT3883_CPU_IRQ_WLAN);
+
+       else if (pending & STATUSF_IP4)
+               do_IRQ(RT3883_CPU_IRQ_PCI);
+
+       else if (pending & STATUSF_IP2)
+               rt3883_intc_irq_dispatch();
+
+       else
+               spurious_interrupt();
+}
+
+void __init arch_init_irq(void)
+{
+       mips_cpu_irq_init();
+       ramips_intc_irq_init(RT3883_INTC_BASE, RT3883_CPU_IRQ_INTC,
+                            RT3883_INTC_IRQ_BASE);
+       cp0_perfcount_irq = RT3883_INTC_IRQ_PERFC;
+}