projects / openwrt.git / blobdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | inline | side by side
ramips: rt305x: rewrite SoC detection
[openwrt.git] / target / linux / ramips / files / arch / mips / pci / pci-rt288x.c
diff --git a/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c b/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c
index 891a9f8..f679022 100644 (file)
--- a/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c
+++ b/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c
@@ -1,83 +1,199 @@
+/*
+ *  Ralink RT288x SoC PCI register definitions
+ *
+ *  Copyright (C) 2009 John Crispin <blogic@openwrt.org>
+ *  Copyright (C) 2009 Gabor Juhos <juhosg@openwrt.org>
+ *
+ *  Parts of this file are based on Ralink's 2.6.21 BSP
+ *
+ *  This program is free software; you can redistribute it and/or modify it
+ *  under the terms of the GNU General Public License version 2 as published
+ *  by the Free Software Foundation.
+ */
+
 #include <linux/types.h>
 #include <linux/pci.h>
 #include <linux/io.h>
 #include <linux/init.h>
 
 #include <asm/mach-ralink/rt288x.h>
 #include <linux/types.h>
 #include <linux/pci.h>
 #include <linux/io.h>
 #include <linux/init.h>
 
 #include <asm/mach-ralink/rt288x.h>
-#include <asm/mach-ralink/rt288x_pci.h>
+#include <asm/mach-ralink/rt288x_regs.h>
+
+#define RT2880_PCI_MEM_BASE    0x20000000
+#define RT2880_PCI_MEM_SIZE    0x10000000
+#define RT2880_PCI_IO_BASE     0x00460000
+#define RT2880_PCI_IO_SIZE     0x00010000
+
+#define RT2880_PCI_REG_PCICFG_ADDR     0x00
+#define RT2880_PCI_REG_PCIMSK_ADDR     0x0c
+#define RT2880_PCI_REG_BAR0SETUP_ADDR  0x10
+#define RT2880_PCI_REG_IMBASEBAR0_ADDR 0x18
+#define RT2880_PCI_REG_CONFIG_ADDR     0x20
+#define RT2880_PCI_REG_CONFIG_DATA     0x24
+#define RT2880_PCI_REG_MEMBASE         0x28
+#define RT2880_PCI_REG_IOBASE          0x2c
+#define RT2880_PCI_REG_ID              0x30
+#define RT2880_PCI_REG_CLASS           0x34
+#define RT2880_PCI_REG_SUBID           0x38
+#define RT2880_PCI_REG_ARBCTL          0x80
+
+static void __iomem *rt2880_pci_base;
+static DEFINE_SPINLOCK(rt2880_pci_lock);
+
+static u32 rt2880_pci_reg_read(u32 reg)
+{
+       return readl(rt2880_pci_base + reg);
+}
+
+static void rt2880_pci_reg_write(u32 val, u32 reg)
+{
+       writel(val, rt2880_pci_base + reg);
+}
+
+static inline u32 rt2880_pci_get_cfgaddr(unsigned int bus, unsigned int slot,
+                                        unsigned int func, unsigned int where)
+{
+       return ((bus << 16) | (slot << 11) | (func << 8) | (where & 0xfc) |
+               0x80000000);
+}
+
+static int rt2880_pci_config_read(struct pci_bus *bus, unsigned int devfn,
+                                 int where, int size, u32 *val)
+{
+       unsigned long flags;
+       u32 address;
+       u32 data;
+
+       address = rt2880_pci_get_cfgaddr(bus->number, PCI_SLOT(devfn),
+                                        PCI_FUNC(devfn), where);
 
 
-#ifdef CONFIG_PCI
+       spin_lock_irqsave(&rt2880_pci_lock, flags);
+       rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
+       data = rt2880_pci_reg_read(RT2880_PCI_REG_CONFIG_DATA);
+       spin_unlock_irqrestore(&rt2880_pci_lock, flags);
 
 
-extern int pci_config_read(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val);
-extern int pci_config_write(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val);
+       switch (size) {
+       case 1:
+               *val = (data >> ((where & 3) << 3)) & 0xff;
+               break;
+       case 2:
+               *val = (data >> ((where & 3) << 3)) & 0xffff;
+               break;
+       case 4:
+               *val = data;
+               break;
+       }
+
+       return PCIBIOS_SUCCESSFUL;
+}
 
 
-struct pci_ops rt2880_pci_ops = {
-       .read =  pci_config_read,
-       .write = pci_config_write,
+static int rt2880_pci_config_write(struct pci_bus *bus, unsigned int devfn,
+                                  int where, int size, u32 val)
+{
+       unsigned long flags;
+       u32 address;
+       u32 data;
+
+       address = rt2880_pci_get_cfgaddr(bus->number, PCI_SLOT(devfn),
+                                        PCI_FUNC(devfn), where);
+
+       spin_lock_irqsave(&rt2880_pci_lock, flags);
+       rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
+       data = rt2880_pci_reg_read(RT2880_PCI_REG_CONFIG_DATA);
+
+       switch (size) {
+       case 1:
+               data = (data & ~(0xff << ((where & 3) << 3))) |
+                      (val << ((where & 3) << 3));
+               break;
+       case 2:
+               data = (data & ~(0xffff << ((where & 3) << 3))) |
+                      (val << ((where & 3) << 3));
+               break;
+       case 4:
+               data = val;
+               break;
+       }
+
+       rt2880_pci_reg_write(data, RT2880_PCI_REG_CONFIG_DATA);
+       spin_unlock_irqrestore(&rt2880_pci_lock, flags);
+
+       return PCIBIOS_SUCCESSFUL;
+}
+
+static struct pci_ops rt2880_pci_ops = {
+       .read   = rt2880_pci_config_read,
+       .write  = rt2880_pci_config_write,
 };
 
 };
 
-static struct resource pci_io_resource = {
-       .name = "pci MEM space",
-       .start = 0x20000000,
-       .end = 0x2FFFFFFF,
-       .flags = IORESOURCE_MEM,
+static struct resource rt2880_pci_mem_resource = {
+       .name   = "PCI MEM space",
+       .start  = RT2880_PCI_MEM_BASE,
+       .end    = RT2880_PCI_MEM_BASE + RT2880_PCI_MEM_SIZE - 1,
+       .flags  = IORESOURCE_MEM,
 };
 
 };
 
-static struct resource pci_mem_resource = {
-       .name = "pci IO space",
-       .start = 0x00460000,
-       .end = 0x0046FFFF,
-       .flags = IORESOURCE_IO,
+static struct resource rt2880_pci_io_resource = {
+       .name   = "PCI IO space",
+       .start  = RT2880_PCI_IO_BASE,
+       .end    = RT2880_PCI_IO_BASE + RT2880_PCI_IO_SIZE - 1,
+       .flags  = IORESOURCE_IO,
 };
 
 };
 
-struct pci_controller rt2880_controller = {
-       .pci_ops = &rt2880_pci_ops,
-       .mem_resource = &pci_io_resource,
-       .io_resource = &pci_mem_resource,
-       .mem_offset = 0x00000000UL,
-       .io_offset = 0x00000000UL,
+static struct pci_controller rt2880_pci_controller = {
+       .pci_ops        = &rt2880_pci_ops,
+       .mem_resource   = &rt2880_pci_mem_resource,
+       .io_resource    = &rt2880_pci_io_resource,
 };
 
 };
 
-void inline
-read_config(unsigned long bus, unsigned long dev, unsigned long func,
-       unsigned long reg, unsigned long *val)
+static inline u32 rt2880_pci_read_u32(unsigned long reg)
 {
 {
-       unsigned long address =
-               (bus << 16) | (dev << 11) | (func << 8) | (reg & 0xfc) | 0x80000000;
-       writel(address, RT2880_PCI_CONFIG_ADDR);
-       *val = readl(RT2880_PCI_CONFIG_DATA);
+       unsigned long flags;
+       u32 address;
+       u32 ret;
+
+       address = rt2880_pci_get_cfgaddr(0, 0, 0, reg);
+
+       spin_lock_irqsave(&rt2880_pci_lock, flags);
+       rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
+       ret = rt2880_pci_reg_read(RT2880_PCI_REG_CONFIG_DATA);
+       spin_unlock_irqrestore(&rt2880_pci_lock, flags);
+
+       return ret;
 }
 
 }
 
-void inline
-write_config(unsigned long bus, unsigned long dev, unsigned long func,
-       unsigned long reg, unsigned long val)
+static inline void rt2880_pci_write_u32(unsigned long reg, u32 val)
 {
 {
-       unsigned long address =
-               (bus << 16) | (dev << 11) | (func << 8) | (reg & 0xfc) | 0x80000000;
-       writel(address, RT2880_PCI_CONFIG_ADDR);
-       writel(val, RT2880_PCI_CONFIG_DATA);
+       unsigned long flags;
+       u32 address;
+
+       address = rt2880_pci_get_cfgaddr(0, 0, 0, reg);
+
+       spin_lock_irqsave(&rt2880_pci_lock, flags);
+       rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
+       rt2880_pci_reg_write(val, RT2880_PCI_REG_CONFIG_DATA);
+       spin_unlock_irqrestore(&rt2880_pci_lock, flags);
 }
 
 }
 
-int __init
-pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
+int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
 {
        u16 cmd;
 {
        u16 cmd;
-       unsigned long val;
        int irq = -1;
        int irq = -1;
+
        if (dev->bus->number != 0)
        if (dev->bus->number != 0)
-               return 0;
+               return irq;
 
 
-       switch(PCI_SLOT(dev->devfn))
-       {
+       switch (PCI_SLOT(dev->devfn)) {
        case 0x00:
        case 0x00:
-               write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000);
-               read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val);
+               rt2880_pci_write_u32(PCI_BASE_ADDRESS_0, 0x08000000);
+               (void) rt2880_pci_read_u32(PCI_BASE_ADDRESS_0);
                break;
        case 0x11:
                irq = RT288X_CPU_IRQ_PCI;
                break;
        default:
                break;
        case 0x11:
                irq = RT288X_CPU_IRQ_PCI;
                break;
        default:
-               printk("%s:%s[%d] trying to alloc unknown pci irq\n", __FILE__, __func__, __LINE__);
+               printk("%s:%s[%d] trying to alloc unknown pci irq\n",
+                      __FILE__, __func__, __LINE__);
                BUG();
                break;
        }
                BUG();
                break;
        }
@@ -85,46 +201,50 @@ pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
        pci_write_config_byte((struct pci_dev*)dev, PCI_CACHE_LINE_SIZE, 0x14);
        pci_write_config_byte((struct pci_dev*)dev, PCI_LATENCY_TIMER, 0xFF);
        pci_read_config_word((struct pci_dev*)dev, PCI_COMMAND, &cmd);
        pci_write_config_byte((struct pci_dev*)dev, PCI_CACHE_LINE_SIZE, 0x14);
        pci_write_config_byte((struct pci_dev*)dev, PCI_LATENCY_TIMER, 0xFF);
        pci_read_config_word((struct pci_dev*)dev, PCI_COMMAND, &cmd);
-       cmd = cmd | PCI_COMMAND_MASTER | PCI_COMMAND_IO | PCI_COMMAND_MEMORY |
-               PCI_COMMAND_INVALIDATE | PCI_COMMAND_FAST_BACK | PCI_COMMAND_SERR |
-               PCI_COMMAND_WAIT | PCI_COMMAND_PARITY;
+       cmd |= PCI_COMMAND_MASTER | PCI_COMMAND_IO | PCI_COMMAND_MEMORY |
+              PCI_COMMAND_INVALIDATE | PCI_COMMAND_FAST_BACK |
+              PCI_COMMAND_SERR | PCI_COMMAND_WAIT | PCI_COMMAND_PARITY;
        pci_write_config_word((struct pci_dev*)dev, PCI_COMMAND, cmd);
        pci_write_config_word((struct pci_dev*)dev, PCI_COMMAND, cmd);
-       pci_write_config_byte((struct pci_dev*)dev, PCI_INTERRUPT_LINE, dev->irq);
+       pci_write_config_byte((struct pci_dev*)dev, PCI_INTERRUPT_LINE,
+                             dev->irq);
        return irq;
 }
 
        return irq;
 }
 
-int
-init_rt2880pci(void)
+int __init rt288x_register_pci(void)
 {
 {
-       unsigned long val = 0;
+       void __iomem *io_map_base;
        int i;
        int i;
-       writel(0, RT2880_PCI_PCICFG_ADDR);
+
+       rt2880_pci_base = ioremap_nocache(RT2880_PCI_BASE, PAGE_SIZE);
+
+       io_map_base = ioremap(RT2880_PCI_IO_BASE, RT2880_PCI_IO_SIZE);
+       rt2880_pci_controller.io_map_base = (unsigned long) io_map_base;
+       set_io_port_base((unsigned long) io_map_base);
+
+       ioport_resource.start = RT2880_PCI_IO_BASE;
+       ioport_resource.end = RT2880_PCI_IO_BASE + RT2880_PCI_IO_SIZE - 1;
+
+       rt2880_pci_reg_write(0, RT2880_PCI_REG_PCICFG_ADDR);
        for(i = 0; i < 0xfffff; i++) {}
        for(i = 0; i < 0xfffff; i++) {}
-       writel(0x79, RT2880_PCI_ARBCTL);
-       writel(0x07FF0001, RT2880_PCI_BAR0SETUP_ADDR);
-       writel(RT2880_PCI_SLOT1_BASE, RT2880_PCI_MEMBASE);
-       writel(0x00460000, RT2880_PCI_IOBASE);
-       writel(0x08000000, RT2880_PCI_IMBASEBAR0_ADDR);
-       writel(0x08021814, RT2880_PCI_ID);
-       writel(0x00800001, RT2880_PCI_CLASS);
-       writel(0x28801814, RT2880_PCI_SUBID);
-       writel(0x000c0000, RT2880_PCI_PCIMSK_ADDR);
-       write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000);
-       read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val);
-       register_pci_controller(&rt2880_controller);
+
+       rt2880_pci_reg_write(0x79, RT2880_PCI_REG_ARBCTL);
+       rt2880_pci_reg_write(0x07FF0001, RT2880_PCI_REG_BAR0SETUP_ADDR);
+       rt2880_pci_reg_write(RT2880_PCI_MEM_BASE, RT2880_PCI_REG_MEMBASE);
+       rt2880_pci_reg_write(RT2880_PCI_IO_BASE, RT2880_PCI_REG_IOBASE);
+       rt2880_pci_reg_write(0x08000000, RT2880_PCI_REG_IMBASEBAR0_ADDR);
+       rt2880_pci_reg_write(0x08021814, RT2880_PCI_REG_ID);
+       rt2880_pci_reg_write(0x00800001, RT2880_PCI_REG_CLASS);
+       rt2880_pci_reg_write(0x28801814, RT2880_PCI_REG_SUBID);
+       rt2880_pci_reg_write(0x000c0000, RT2880_PCI_REG_PCIMSK_ADDR);
+
+       rt2880_pci_write_u32(PCI_BASE_ADDRESS_0, 0x08000000);
+       (void) rt2880_pci_read_u32(PCI_BASE_ADDRESS_0);
+
+       register_pci_controller(&rt2880_pci_controller);
        return 0;
 }
 
        return 0;
 }
 
-int
-pcibios_plat_dev_init(struct pci_dev *dev)
+int pcibios_plat_dev_init(struct pci_dev *dev)
 {
        return 0;
 }
 {
        return 0;
 }
-
-struct pci_fixup pcibios_fixups[] = {
-       {0}
-};
-
-arch_initcall(init_rt2880pci);
-
-#endif
Personal OpenWRT clone
This page took 0.038121 seconds and 4 git commands to generate.