ramips: rt305x: rewrite SoC detection

[openwrt.git] / target / linux / ramips / files / arch / mips / pci / pci-rt288x.c

diff --git a/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c b/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c
index 84a9735..f679022 100644 (file)
--- a/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c
+++ b/target/linux/ramips/files/arch/mips/pci/pci-rt288x.c
@@ -126,14 +126,14 @@ static struct pci_ops rt2880_pci_ops = {
        .write  = rt2880_pci_config_write,
 };
 
-static struct resource rt2880_pci_io_resource = {
+static struct resource rt2880_pci_mem_resource = {
        .name   = "PCI MEM space",
        .start  = RT2880_PCI_MEM_BASE,
        .end    = RT2880_PCI_MEM_BASE + RT2880_PCI_MEM_SIZE - 1,
        .flags  = IORESOURCE_MEM,
 };
 
-static struct resource rt2880_pci_mem_resource = {
+static struct resource rt2880_pci_io_resource = {
        .name   = "PCI IO space",
        .start  = RT2880_PCI_IO_BASE,
        .end    = RT2880_PCI_IO_BASE + RT2880_PCI_IO_SIZE - 1,
@@ -142,33 +142,32 @@ static struct resource rt2880_pci_mem_resource = {
 
 static struct pci_controller rt2880_pci_controller = {
        .pci_ops        = &rt2880_pci_ops,
-       .mem_resource   = &rt2880_pci_io_resource,
-       .io_resource    = &rt2880_pci_mem_resource,
+       .mem_resource   = &rt2880_pci_mem_resource,
+       .io_resource    = &rt2880_pci_io_resource,
 };
 
-static inline void read_config(unsigned long bus, unsigned long dev,
-                              unsigned long func, unsigned long reg,
-                              unsigned long *val)
+static inline u32 rt2880_pci_read_u32(unsigned long reg)
 {
-       unsigned long address;
        unsigned long flags;
+       u32 address;
+       u32 ret;
 
-       address = rt2880_pci_get_cfgaddr(bus, dev, func, reg);
+       address = rt2880_pci_get_cfgaddr(0, 0, 0, reg);
 
        spin_lock_irqsave(&rt2880_pci_lock, flags);
        rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
-       *val = rt2880_pci_reg_read(RT2880_PCI_REG_CONFIG_DATA);
+       ret = rt2880_pci_reg_read(RT2880_PCI_REG_CONFIG_DATA);
        spin_unlock_irqrestore(&rt2880_pci_lock, flags);
+
+       return ret;
 }
 
-static inline void write_config(unsigned long bus, unsigned long dev,
-                               unsigned long func, unsigned long reg,
-                               unsigned long val)
+static inline void rt2880_pci_write_u32(unsigned long reg, u32 val)
 {
-       unsigned long address;
        unsigned long flags;
+       u32 address;
 
-       address = rt2880_pci_get_cfgaddr(bus, dev, func, reg);
+       address = rt2880_pci_get_cfgaddr(0, 0, 0, reg);
 
        spin_lock_irqsave(&rt2880_pci_lock, flags);
        rt2880_pci_reg_write(address, RT2880_PCI_REG_CONFIG_ADDR);
@@ -179,7 +178,6 @@ static inline void write_config(unsigned long bus, unsigned long dev,
 int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
 {
        u16 cmd;
-       unsigned long val;
        int irq = -1;
 
        if (dev->bus->number != 0)
@@ -187,8 +185,8 @@ int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
 
        switch (PCI_SLOT(dev->devfn)) {
        case 0x00:
-               write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000);
-               read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val);
+               rt2880_pci_write_u32(PCI_BASE_ADDRESS_0, 0x08000000);
+               (void) rt2880_pci_read_u32(PCI_BASE_ADDRESS_0);
                break;
        case 0x11:
                irq = RT288X_CPU_IRQ_PCI;
@@ -212,13 +210,20 @@ int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
        return irq;
 }
 
-static int __init rt2880_pci_init(void)
+int __init rt288x_register_pci(void)
 {
-       unsigned long val = 0;
+       void __iomem *io_map_base;
        int i;
 
        rt2880_pci_base = ioremap_nocache(RT2880_PCI_BASE, PAGE_SIZE);
 
+       io_map_base = ioremap(RT2880_PCI_IO_BASE, RT2880_PCI_IO_SIZE);
+       rt2880_pci_controller.io_map_base = (unsigned long) io_map_base;
+       set_io_port_base((unsigned long) io_map_base);
+
+       ioport_resource.start = RT2880_PCI_IO_BASE;
+       ioport_resource.end = RT2880_PCI_IO_BASE + RT2880_PCI_IO_SIZE - 1;
+
        rt2880_pci_reg_write(0, RT2880_PCI_REG_PCICFG_ADDR);
        for(i = 0; i < 0xfffff; i++) {}
 
@@ -231,8 +236,9 @@ static int __init rt2880_pci_init(void)
        rt2880_pci_reg_write(0x00800001, RT2880_PCI_REG_CLASS);
        rt2880_pci_reg_write(0x28801814, RT2880_PCI_REG_SUBID);
        rt2880_pci_reg_write(0x000c0000, RT2880_PCI_REG_PCIMSK_ADDR);
-       write_config(0, 0, 0, PCI_BASE_ADDRESS_0, 0x08000000);
-       read_config(0, 0, 0, PCI_BASE_ADDRESS_0, &val);
+
+       rt2880_pci_write_u32(PCI_BASE_ADDRESS_0, 0x08000000);
+       (void) rt2880_pci_read_u32(PCI_BASE_ADDRESS_0);
 
        register_pci_controller(&rt2880_pci_controller);
        return 0;
@@ -242,5 +248,3 @@ int pcibios_plat_dev_init(struct pci_dev *dev)
 {
        return 0;
 }
-
-arch_initcall(rt2880_pci_init);