projects / openwrt.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
atheros: clean up the 2.6.28 port in preparation for pushing it upstream
[openwrt.git] / target / linux / atheros / patches-2.6.28 / 110-ar2313_ethernet.patch
1 --- a/drivers/net/Kconfig
2 +++ b/drivers/net/Kconfig
3 @@ -359,6 +359,12 @@ config AX88796_93CX6
4 help
5 Select this if your platform comes with an external 93CX6 eeprom.
6
7 +config AR231X_ETHERNET
8 + tristate "AR231x Ethernet support"
9 + depends on NET_ETHERNET && ATHEROS
10 + help
11 + Support for the AR231x/531x ethernet controller
12 +
13 config MACE
14 tristate "MACE (Power Mac ethernet) support"
15 depends on PPC_PMAC && PPC32
16 --- a/drivers/net/Makefile
17 +++ b/drivers/net/Makefile
18 @@ -199,6 +199,7 @@ obj-$(CONFIG_EQUALIZER) += eql.o
19 obj-$(CONFIG_KORINA) += korina.o
20 obj-$(CONFIG_MIPS_JAZZ_SONIC) += jazzsonic.o
21 obj-$(CONFIG_MIPS_AU1X00_ENET) += au1000_eth.o
22 +obj-$(CONFIG_AR231X_ETHERNET) += ar231x.o
23 obj-$(CONFIG_MIPS_SIM_NET) += mipsnet.o
24 obj-$(CONFIG_SGI_IOC3_ETH) += ioc3-eth.o
25 obj-$(CONFIG_DECLANCE) += declance.o
26 --- /dev/null
27 +++ b/drivers/net/ar231x.c
28 @@ -0,0 +1,1267 @@
29 +/*
30 + * ar231x.c: Linux driver for the Atheros AR231x Ethernet device.
31 + *
32 + * Copyright (C) 2004 by Sameer Dekate <sdekate@arubanetworks.com>
33 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
34 + * Copyright (C) 2006-2009 Felix Fietkau <nbd@openwrt.org>
35 + *
36 + * Thanks to Atheros for providing hardware and documentation
37 + * enabling me to write this driver.
38 + *
39 + * This program is free software; you can redistribute it and/or modify
40 + * it under the terms of the GNU General Public License as published by
41 + * the Free Software Foundation; either version 2 of the License, or
42 + * (at your option) any later version.
43 + *
44 + * Additional credits:
45 + * This code is taken from John Taylor's Sibyte driver and then
46 + * modified for the AR2313.
47 + */
48 +
49 +#include <linux/module.h>
50 +#include <linux/version.h>
51 +#include <linux/types.h>
52 +#include <linux/errno.h>
53 +#include <linux/ioport.h>
54 +#include <linux/pci.h>
55 +#include <linux/netdevice.h>
56 +#include <linux/etherdevice.h>
57 +#include <linux/skbuff.h>
58 +#include <linux/init.h>
59 +#include <linux/delay.h>
60 +#include <linux/mm.h>
61 +#include <linux/highmem.h>
62 +#include <linux/sockios.h>
63 +#include <linux/pkt_sched.h>
64 +#include <linux/mii.h>
65 +#include <linux/phy.h>
66 +#include <linux/ethtool.h>
67 +#include <linux/ctype.h>
68 +#include <linux/platform_device.h>
69 +
70 +#include <net/sock.h>
71 +#include <net/ip.h>
72 +
73 +#include <asm/system.h>
74 +#include <asm/io.h>
75 +#include <asm/irq.h>
76 +#include <asm/byteorder.h>
77 +#include <asm/uaccess.h>
78 +#include <asm/bootinfo.h>
79 +
80 +#define AR2313_MTU 1692
81 +#define AR2313_PRIOS 1
82 +#define AR2313_QUEUES (2*AR2313_PRIOS)
83 +#define AR2313_DESCR_ENTRIES 64
84 +
85 +
86 +#ifndef min
87 +#define min(a,b) (((a)<(b))?(a):(b))
88 +#endif
89 +
90 +#ifndef SMP_CACHE_BYTES
91 +#define SMP_CACHE_BYTES L1_CACHE_BYTES
92 +#endif
93 +
94 +#define AR2313_MBOX_SET_BIT 0x8
95 +
96 +#include "ar231x.h"
97 +
98 +/*
99 + * New interrupt handler strategy:
100 + *
101 + * An old interrupt handler worked using the traditional method of
102 + * replacing an skbuff with a new one when a packet arrives. However
103 + * the rx rings do not need to contain a static number of buffer
104 + * descriptors, thus it makes sense to move the memory allocation out
105 + * of the main interrupt handler and do it in a bottom half handler
106 + * and only allocate new buffers when the number of buffers in the
107 + * ring is below a certain threshold. In order to avoid starving the
108 + * NIC under heavy load it is however necessary to force allocation
109 + * when hitting a minimum threshold. The strategy for alloction is as
110 + * follows:
111 + *
112 + * RX_LOW_BUF_THRES - allocate buffers in the bottom half
113 + * RX_PANIC_LOW_THRES - we are very low on buffers, allocate
114 + * the buffers in the interrupt handler
115 + * RX_RING_THRES - maximum number of buffers in the rx ring
116 + *
117 + * One advantagous side effect of this allocation approach is that the
118 + * entire rx processing can be done without holding any spin lock
119 + * since the rx rings and registers are totally independent of the tx
120 + * ring and its registers. This of course includes the kmalloc's of
121 + * new skb's. Thus start_xmit can run in parallel with rx processing
122 + * and the memory allocation on SMP systems.
123 + *
124 + * Note that running the skb reallocation in a bottom half opens up
125 + * another can of races which needs to be handled properly. In
126 + * particular it can happen that the interrupt handler tries to run
127 + * the reallocation while the bottom half is either running on another
128 + * CPU or was interrupted on the same CPU. To get around this the
129 + * driver uses bitops to prevent the reallocation routines from being
130 + * reentered.
131 + *
132 + * TX handling can also be done without holding any spin lock, wheee
133 + * this is fun! since tx_csm is only written to by the interrupt
134 + * handler.
135 + */
136 +
137 +/*
138 + * Threshold values for RX buffer allocation - the low water marks for
139 + * when to start refilling the rings are set to 75% of the ring
140 + * sizes. It seems to make sense to refill the rings entirely from the
141 + * intrrupt handler once it gets below the panic threshold, that way
142 + * we don't risk that the refilling is moved to another CPU when the
143 + * one running the interrupt handler just got the slab code hot in its
144 + * cache.
145 + */
146 +#define RX_RING_SIZE AR2313_DESCR_ENTRIES
147 +#define RX_PANIC_THRES (RX_RING_SIZE/4)
148 +#define RX_LOW_THRES ((3*RX_RING_SIZE)/4)
149 +#define CRC_LEN 4
150 +#define RX_OFFSET 2
151 +
152 +#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
153 +#define VLAN_HDR 4
154 +#else
155 +#define VLAN_HDR 0
156 +#endif
157 +
158 +#define AR2313_BUFSIZE (AR2313_MTU + VLAN_HDR + ETH_HLEN + CRC_LEN + RX_OFFSET)
159 +
160 +#ifdef MODULE
161 +MODULE_LICENSE("GPL");
162 +MODULE_AUTHOR("Sameer Dekate <sdekate@arubanetworks.com>, Imre Kaloz <kaloz@openwrt.org>, Felix Fietkau <nbd@openwrt.org>");
163 +MODULE_DESCRIPTION("AR231x Ethernet driver");
164 +#endif
165 +
166 +#define virt_to_phys(x) ((u32)(x) & 0x1fffffff)
167 +
168 +// prototypes
169 +static void ar231x_halt(struct net_device *dev);
170 +static void rx_tasklet_func(unsigned long data);
171 +static void rx_tasklet_cleanup(struct net_device *dev);
172 +static void ar231x_multicast_list(struct net_device *dev);
173 +
174 +static int ar231x_mdiobus_read(struct mii_bus *bus, int phy_addr, int regnum);
175 +static int ar231x_mdiobus_write(struct mii_bus *bus, int phy_addr, int regnum, u16 value);
176 +static int ar231x_mdiobus_reset(struct mii_bus *bus);
177 +static int ar231x_mdiobus_probe (struct net_device *dev);
178 +static void ar231x_adjust_link(struct net_device *dev);
179 +
180 +#ifndef ERR
181 +#define ERR(fmt, args...) printk("%s: " fmt, __func__, ##args)
182 +#endif
183 +
184 +
185 +int __init ar231x_probe(struct platform_device *pdev)
186 +{
187 + struct net_device *dev;
188 + struct ar231x_private *sp;
189 + struct resource *res;
190 + unsigned long ar_eth_base;
191 + char buf[64];
192 +
193 + dev = alloc_etherdev(sizeof(struct ar231x_private));
194 +
195 + if (dev == NULL) {
196 + printk(KERN_ERR
197 + "ar231x: Unable to allocate net_device structure!\n");
198 + return -ENOMEM;
199 + }
200 +
201 + platform_set_drvdata(pdev, dev);
202 +
203 + sp = netdev_priv(dev);
204 + sp->dev = dev;
205 + sp->cfg = pdev->dev.platform_data;
206 +
207 + sprintf(buf, "eth%d_membase", pdev->id);
208 + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, buf);
209 + if (!res)
210 + return -ENODEV;
211 +
212 + sp->link = 0;
213 + ar_eth_base = res->start;
214 +
215 + sprintf(buf, "eth%d_irq", pdev->id);
216 + dev->irq = platform_get_irq_byname(pdev, buf);
217 +
218 + spin_lock_init(&sp->lock);
219 +
220 + /* initialize func pointers */
221 + dev->open = &ar231x_open;
222 + dev->stop = &ar231x_close;
223 + dev->hard_start_xmit = &ar231x_start_xmit;
224 +
225 + dev->set_multicast_list = &ar231x_multicast_list;
226 + dev->do_ioctl = &ar231x_ioctl;
227 +
228 + // SAMEER: do we need this?
229 + dev->features |= NETIF_F_HIGHDMA;
230 +
231 + tasklet_init(&sp->rx_tasklet, rx_tasklet_func, (unsigned long) dev);
232 + tasklet_disable(&sp->rx_tasklet);
233 +
234 + sp->eth_regs =
235 + ioremap_nocache(virt_to_phys(ar_eth_base), sizeof(*sp->eth_regs));
236 + if (!sp->eth_regs) {
237 + printk("Can't remap eth registers\n");
238 + return (-ENXIO);
239 + }
240 +
241 + /*
242 + * When there's only one MAC, PHY regs are typically on ENET0,
243 + * even though the MAC might be on ENET1.
244 + * Needto remap PHY regs separately in this case
245 + */
246 + if (virt_to_phys(ar_eth_base) == virt_to_phys(sp->phy_regs))
247 + sp->phy_regs = sp->eth_regs;
248 + else {
249 + sp->phy_regs =
250 + ioremap_nocache(virt_to_phys(sp->cfg->phy_base),
251 + sizeof(*sp->phy_regs));
252 + if (!sp->phy_regs) {
253 + printk("Can't remap phy registers\n");
254 + return (-ENXIO);
255 + }
256 + }
257 +
258 + sp->dma_regs =
259 + ioremap_nocache(virt_to_phys(ar_eth_base + 0x1000),
260 + sizeof(*sp->dma_regs));
261 + dev->base_addr = (unsigned int) sp->dma_regs;
262 + if (!sp->dma_regs) {
263 + printk("Can't remap DMA registers\n");
264 + return (-ENXIO);
265 + }
266 +
267 + sp->int_regs = ioremap_nocache(virt_to_phys(sp->cfg->reset_base), 4);
268 + if (!sp->int_regs) {
269 + printk("Can't remap INTERRUPT registers\n");
270 + return (-ENXIO);
271 + }
272 +
273 + strncpy(sp->name, "Atheros AR231x", sizeof(sp->name) - 1);
274 + sp->name[sizeof(sp->name) - 1] = '\0';
275 + memcpy(dev->dev_addr, sp->cfg->macaddr, 6);
276 +
277 + if (ar231x_init(dev)) {
278 + /*
279 + * ar231x_init() calls ar231x_init_cleanup() on error.
280 + */
281 + kfree(dev);
282 + return -ENODEV;
283 + }
284 +
285 + if (register_netdev(dev)) {
286 + printk("%s: register_netdev failed\n", __func__);
287 + return -1;
288 + }
289 +
290 + printk("%s: %s: %02x:%02x:%02x:%02x:%02x:%02x, irq %d\n",
291 + dev->name, sp->name,
292 + dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
293 + dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5], dev->irq);
294 +
295 + sp->mii_bus = mdiobus_alloc();
296 + if (sp->mii_bus == NULL)
297 + return -1;
298 +
299 + sp->mii_bus->priv = dev;
300 + sp->mii_bus->read = ar231x_mdiobus_read;
301 + sp->mii_bus->write = ar231x_mdiobus_write;
302 + sp->mii_bus->reset = ar231x_mdiobus_reset;
303 + sp->mii_bus->name = "ar231x_eth_mii";
304 + snprintf(sp->mii_bus->id, MII_BUS_ID_SIZE, "0");
305 + sp->mii_bus->irq = kmalloc(sizeof(int), GFP_KERNEL);
306 + *sp->mii_bus->irq = PHY_POLL;
307 +
308 + mdiobus_register(sp->mii_bus);
309 +
310 + if (ar231x_mdiobus_probe(dev) != 0) {
311 + printk(KERN_ERR "ar231x: mdiobus_probe failed");
312 + rx_tasklet_cleanup(dev);
313 + ar231x_init_cleanup(dev);
314 + unregister_netdev(dev);
315 + kfree(dev);
316 + } else {
317 + /* start link poll timer */
318 + ar231x_setup_timer(dev);
319 + }
320 +
321 + return 0;
322 +}
323 +
324 +
325 +static void ar231x_multicast_list(struct net_device *dev)
326 +{
327 + struct ar231x_private *sp = netdev_priv(dev);
328 + unsigned int filter;
329 +
330 + filter = sp->eth_regs->mac_control;
331 +
332 + if (dev->flags & IFF_PROMISC)
333 + filter |= MAC_CONTROL_PR;
334 + else
335 + filter &= ~MAC_CONTROL_PR;
336 + if ((dev->flags & IFF_ALLMULTI) || (dev->mc_count > 0))
337 + filter |= MAC_CONTROL_PM;
338 + else
339 + filter &= ~MAC_CONTROL_PM;
340 +
341 + sp->eth_regs->mac_control = filter;
342 +}
343 +
344 +static void rx_tasklet_cleanup(struct net_device *dev)
345 +{
346 + struct ar231x_private *sp = netdev_priv(dev);
347 +
348 + /*
349 + * Tasklet may be scheduled. Need to get it removed from the list
350 + * since we're about to free the struct.
351 + */
352 +
353 + sp->unloading = 1;
354 + tasklet_enable(&sp->rx_tasklet);
355 + tasklet_kill(&sp->rx_tasklet);
356 +}
357 +
358 +static int __exit ar231x_remove(struct platform_device *pdev)
359 +{
360 + struct net_device *dev = platform_get_drvdata(pdev);
361 + struct ar231x_private *sp = netdev_priv(dev);
362 + rx_tasklet_cleanup(dev);
363 + ar231x_init_cleanup(dev);
364 + unregister_netdev(dev);
365 + mdiobus_unregister(sp->mii_bus);
366 + mdiobus_free(sp->mii_bus);
367 + kfree(dev);
368 + return 0;
369 +}
370 +
371 +
372 +/*
373 + * Restart the AR2313 ethernet controller.
374 + */
375 +static int ar231x_restart(struct net_device *dev)
376 +{
377 + /* disable interrupts */
378 + disable_irq(dev->irq);
379 +
380 + /* stop mac */
381 + ar231x_halt(dev);
382 +
383 + /* initialize */
384 + ar231x_init(dev);
385 +
386 + /* enable interrupts */
387 + enable_irq(dev->irq);
388 +
389 + return 0;
390 +}
391 +
392 +static struct platform_driver ar231x_driver = {
393 + .driver.name = "ar231x-eth",
394 + .probe = ar231x_probe,
395 + .remove = ar231x_remove,
396 +};
397 +
398 +int __init ar231x_module_init(void)
399 +{
400 + return platform_driver_register(&ar231x_driver);
401 +}
402 +
403 +void __exit ar231x_module_cleanup(void)
404 +{
405 + platform_driver_unregister(&ar231x_driver);
406 +}
407 +
408 +module_init(ar231x_module_init);
409 +module_exit(ar231x_module_cleanup);
410 +
411 +
412 +static void ar231x_free_descriptors(struct net_device *dev)
413 +{
414 + struct ar231x_private *sp = netdev_priv(dev);
415 + if (sp->rx_ring != NULL) {
416 + kfree((void *) KSEG0ADDR(sp->rx_ring));
417 + sp->rx_ring = NULL;
418 + sp->tx_ring = NULL;
419 + }
420 +}
421 +
422 +
423 +static int ar231x_allocate_descriptors(struct net_device *dev)
424 +{
425 + struct ar231x_private *sp = netdev_priv(dev);
426 + int size;
427 + int j;
428 + ar231x_descr_t *space;
429 +
430 + if (sp->rx_ring != NULL) {
431 + printk("%s: already done.\n", __FUNCTION__);
432 + return 0;
433 + }
434 +
435 + size =
436 + (sizeof(ar231x_descr_t) * (AR2313_DESCR_ENTRIES * AR2313_QUEUES));
437 + space = kmalloc(size, GFP_KERNEL);
438 + if (space == NULL)
439 + return 1;
440 +
441 + /* invalidate caches */
442 + dma_cache_inv((unsigned int) space, size);
443 +
444 + /* now convert pointer to KSEG1 */
445 + space = (ar231x_descr_t *) KSEG1ADDR(space);
446 +
447 + memset((void *) space, 0, size);
448 +
449 + sp->rx_ring = space;
450 + space += AR2313_DESCR_ENTRIES;
451 +
452 + sp->tx_ring = space;
453 + space += AR2313_DESCR_ENTRIES;
454 +
455 + /* Initialize the transmit Descriptors */
456 + for (j = 0; j < AR2313_DESCR_ENTRIES; j++) {
457 + ar231x_descr_t *td = &sp->tx_ring[j];
458 + td->status = 0;
459 + td->devcs = DMA_TX1_CHAINED;
460 + td->addr = 0;
461 + td->descr =
462 + virt_to_phys(&sp->
463 + tx_ring[(j + 1) & (AR2313_DESCR_ENTRIES - 1)]);
464 + }
465 +
466 + return 0;
467 +}
468 +
469 +
470 +/*
471 + * Generic cleanup handling data allocated during init. Used when the
472 + * module is unloaded or if an error occurs during initialization
473 + */
474 +static void ar231x_init_cleanup(struct net_device *dev)
475 +{
476 + struct ar231x_private *sp = netdev_priv(dev);
477 + struct sk_buff *skb;
478 + int j;
479 +
480 + ar231x_free_descriptors(dev);
481 +
482 + if (sp->eth_regs)
483 + iounmap((void *) sp->eth_regs);
484 + if (sp->dma_regs)
485 + iounmap((void *) sp->dma_regs);
486 +
487 + if (sp->rx_skb) {
488 + for (j = 0; j < AR2313_DESCR_ENTRIES; j++) {
489 + skb = sp->rx_skb[j];
490 + if (skb) {
491 + sp->rx_skb[j] = NULL;
492 + dev_kfree_skb(skb);
493 + }
494 + }
495 + kfree(sp->rx_skb);
496 + sp->rx_skb = NULL;
497 + }
498 +
499 + if (sp->tx_skb) {
500 + for (j = 0; j < AR2313_DESCR_ENTRIES; j++) {
501 + skb = sp->tx_skb[j];
502 + if (skb) {
503 + sp->tx_skb[j] = NULL;
504 + dev_kfree_skb(skb);
505 + }
506 + }
507 + kfree(sp->tx_skb);
508 + sp->tx_skb = NULL;
509 + }
510 +}
511 +
512 +static int ar231x_setup_timer(struct net_device *dev)
513 +{
514 + struct ar231x_private *sp = netdev_priv(dev);
515 +
516 + init_timer(&sp->link_timer);
517 +
518 + sp->link_timer.function = ar231x_link_timer_fn;
519 + sp->link_timer.data = (int) dev;
520 + sp->link_timer.expires = jiffies + HZ;
521 +
522 + add_timer(&sp->link_timer);
523 + return 0;
524 +
525 +}
526 +
527 +static void ar231x_link_timer_fn(unsigned long data)
528 +{
529 + struct net_device *dev = (struct net_device *) data;
530 + struct ar231x_private *sp = netdev_priv(dev);
531 +
532 + // see if the link status changed
533 + // This was needed to make sure we set the PHY to the
534 + // autonegotiated value of half or full duplex.
535 + ar231x_check_link(dev);
536 +
537 + // Loop faster when we don't have link.
538 + // This was needed to speed up the AP bootstrap time.
539 + if (sp->link == 0) {
540 + mod_timer(&sp->link_timer, jiffies + HZ / 2);
541 + } else {
542 + mod_timer(&sp->link_timer, jiffies + LINK_TIMER);
543 + }
544 +}
545 +
546 +static void ar231x_check_link(struct net_device *dev)
547 +{
548 + struct ar231x_private *sp = netdev_priv(dev);
549 + u16 phyData;
550 +
551 + phyData = ar231x_mdiobus_read(sp->mii_bus, sp->phy, MII_BMSR);
552 + if (sp->phyData != phyData) {
553 + if (phyData & BMSR_LSTATUS) {
554 + /* link is present, ready link partner ability to deterine
555 + duplexity */
556 + int duplex = 0;
557 + u16 reg;
558 +
559 + sp->link = 1;
560 + reg = ar231x_mdiobus_read(sp->mii_bus, sp->phy, MII_BMCR);
561 + if (reg & BMCR_ANENABLE) {
562 + /* auto neg enabled */
563 + reg = ar231x_mdiobus_read(sp->mii_bus, sp->phy, MII_LPA);
564 + duplex = (reg & (LPA_100FULL | LPA_10FULL)) ? 1 : 0;
565 + } else {
566 + /* no auto neg, just read duplex config */
567 + duplex = (reg & BMCR_FULLDPLX) ? 1 : 0;
568 + }
569 +
570 + printk(KERN_INFO "%s: Configuring MAC for %s duplex\n",
571 + dev->name, (duplex) ? "full" : "half");
572 +
573 + if (duplex) {
574 + /* full duplex */
575 + sp->eth_regs->mac_control =
576 + ((sp->eth_regs->
577 + mac_control | MAC_CONTROL_F) & ~MAC_CONTROL_DRO);
578 + } else {
579 + /* half duplex */
580 + sp->eth_regs->mac_control =
581 + ((sp->eth_regs->
582 + mac_control | MAC_CONTROL_DRO) & ~MAC_CONTROL_F);
583 + }
584 + } else {
585 + /* no link */
586 + sp->link = 0;
587 + }
588 + sp->phyData = phyData;
589 + }
590 +}
591 +
592 +static int ar231x_reset_reg(struct net_device *dev)
593 +{
594 + struct ar231x_private *sp = netdev_priv(dev);
595 + unsigned int ethsal, ethsah;
596 + unsigned int flags;
597 +
598 + *sp->int_regs |= sp->cfg->reset_mac;
599 + mdelay(10);
600 + *sp->int_regs &= ~sp->cfg->reset_mac;
601 + mdelay(10);
602 + *sp->int_regs |= sp->cfg->reset_phy;
603 + mdelay(10);
604 + *sp->int_regs &= ~sp->cfg->reset_phy;
605 + mdelay(10);
606 +
607 + sp->dma_regs->bus_mode = (DMA_BUS_MODE_SWR);
608 + mdelay(10);
609 + sp->dma_regs->bus_mode =
610 + ((32 << DMA_BUS_MODE_PBL_SHIFT) | DMA_BUS_MODE_BLE);
611 +
612 + /* enable interrupts */
613 + sp->dma_regs->intr_ena = (DMA_STATUS_AIS |
614 + DMA_STATUS_NIS |
615 + DMA_STATUS_RI |
616 + DMA_STATUS_TI | DMA_STATUS_FBE);
617 + sp->dma_regs->xmt_base = virt_to_phys(sp->tx_ring);
618 + sp->dma_regs->rcv_base = virt_to_phys(sp->rx_ring);
619 + sp->dma_regs->control =
620 + (DMA_CONTROL_SR | DMA_CONTROL_ST | DMA_CONTROL_SF);
621 +
622 + sp->eth_regs->flow_control = (FLOW_CONTROL_FCE);
623 + sp->eth_regs->vlan_tag = (0x8100);
624 +
625 + /* Enable Ethernet Interface */
626 + flags = (MAC_CONTROL_TE | /* transmit enable */
627 + MAC_CONTROL_PM | /* pass mcast */
628 + MAC_CONTROL_F | /* full duplex */
629 + MAC_CONTROL_HBD); /* heart beat disabled */
630 +
631 + if (dev->flags & IFF_PROMISC) { /* set promiscuous mode */
632 + flags |= MAC_CONTROL_PR;
633 + }
634 + sp->eth_regs->mac_control = flags;
635 +
636 + /* Set all Ethernet station address registers to their initial values */
637 + ethsah = ((((u_int) (dev->dev_addr[5]) << 8) & (u_int) 0x0000FF00) |
638 + (((u_int) (dev->dev_addr[4]) << 0) & (u_int) 0x000000FF));
639 +
640 + ethsal = ((((u_int) (dev->dev_addr[3]) << 24) & (u_int) 0xFF000000) |
641 + (((u_int) (dev->dev_addr[2]) << 16) & (u_int) 0x00FF0000) |
642 + (((u_int) (dev->dev_addr[1]) << 8) & (u_int) 0x0000FF00) |
643 + (((u_int) (dev->dev_addr[0]) << 0) & (u_int) 0x000000FF));
644 +
645 + sp->eth_regs->mac_addr[0] = ethsah;
646 + sp->eth_regs->mac_addr[1] = ethsal;
647 +
648 + mdelay(10);
649 +
650 + return (0);
651 +}
652 +
653 +
654 +static int ar231x_init(struct net_device *dev)
655 +{
656 + struct ar231x_private *sp = netdev_priv(dev);
657 + int ecode = 0;
658 +
659 + /*
660 + * Allocate descriptors
661 + */
662 + if (ar231x_allocate_descriptors(dev)) {
663 + printk("%s: %s: ar231x_allocate_descriptors failed\n",
664 + dev->name, __FUNCTION__);
665 + ecode = -EAGAIN;
666 + goto init_error;
667 + }
668 +
669 + /*
670 + * Get the memory for the skb rings.
671 + */
672 + if (sp->rx_skb == NULL) {
673 + sp->rx_skb =
674 + kmalloc(sizeof(struct sk_buff *) * AR2313_DESCR_ENTRIES,
675 + GFP_KERNEL);
676 + if (!(sp->rx_skb)) {
677 + printk("%s: %s: rx_skb kmalloc failed\n",
678 + dev->name, __FUNCTION__);
679 + ecode = -EAGAIN;
680 + goto init_error;
681 + }
682 + }
683 + memset(sp->rx_skb, 0, sizeof(struct sk_buff *) * AR2313_DESCR_ENTRIES);
684 +
685 + if (sp->tx_skb == NULL) {
686 + sp->tx_skb =
687 + kmalloc(sizeof(struct sk_buff *) * AR2313_DESCR_ENTRIES,
688 + GFP_KERNEL);
689 + if (!(sp->tx_skb)) {
690 + printk("%s: %s: tx_skb kmalloc failed\n",
691 + dev->name, __FUNCTION__);
692 + ecode = -EAGAIN;
693 + goto init_error;
694 + }
695 + }
696 + memset(sp->tx_skb, 0, sizeof(struct sk_buff *) * AR2313_DESCR_ENTRIES);
697 +
698 + /*
699 + * Set tx_csm before we start receiving interrupts, otherwise
700 + * the interrupt handler might think it is supposed to process
701 + * tx ints before we are up and running, which may cause a null
702 + * pointer access in the int handler.
703 + */
704 + sp->rx_skbprd = 0;
705 + sp->cur_rx = 0;
706 + sp->tx_prd = 0;
707 + sp->tx_csm = 0;
708 +
709 + /*
710 + * Zero the stats before starting the interface
711 + */
712 + memset(&dev->stats, 0, sizeof(dev->stats));
713 +
714 + /*
715 + * We load the ring here as there seem to be no way to tell the
716 + * firmware to wipe the ring without re-initializing it.
717 + */
718 + ar231x_load_rx_ring(dev, RX_RING_SIZE);
719 +
720 + /*
721 + * Init hardware
722 + */
723 + ar231x_reset_reg(dev);
724 +
725 + /*
726 + * Get the IRQ
727 + */
728 + ecode =
729 + request_irq(dev->irq, &ar231x_interrupt,
730 + IRQF_SHARED | IRQF_DISABLED | IRQF_SAMPLE_RANDOM,
731 + dev->name, dev);
732 + if (ecode) {
733 + printk(KERN_WARNING "%s: %s: Requested IRQ %d is busy\n",
734 + dev->name, __FUNCTION__, dev->irq);
735 + goto init_error;
736 + }
737 +
738 +
739 + tasklet_enable(&sp->rx_tasklet);
740 +
741 + return 0;
742 +
743 + init_error:
744 + ar231x_init_cleanup(dev);
745 + return ecode;
746 +}
747 +
748 +/*
749 + * Load the rx ring.
750 + *
751 + * Loading rings is safe without holding the spin lock since this is
752 + * done only before the device is enabled, thus no interrupts are
753 + * generated and by the interrupt handler/tasklet handler.
754 + */
755 +static void ar231x_load_rx_ring(struct net_device *dev, int nr_bufs)
756 +{
757 +
758 + struct ar231x_private *sp = netdev_priv(dev);
759 + short i, idx;
760 +
761 + idx = sp->rx_skbprd;
762 +
763 + for (i = 0; i < nr_bufs; i++) {
764 + struct sk_buff *skb;
765 + ar231x_descr_t *rd;
766 +
767 + if (sp->rx_skb[idx])
768 + break;
769 +
770 + // partha: create additional room for the second GRE fragment
771 + skb = alloc_skb(AR2313_BUFSIZE + 128, GFP_ATOMIC);
772 + if (!skb) {
773 + printk("\n\n\n\n %s: No memory in system\n\n\n\n",
774 + __FUNCTION__);
775 + break;
776 + }
777 + // partha: create additional room in the front for tx pkt capture
778 + skb_reserve(skb, 32);
779 +
780 + /*
781 + * Make sure IP header starts on a fresh cache line.
782 + */
783 + skb->dev = dev;
784 + skb_reserve(skb, RX_OFFSET);
785 + sp->rx_skb[idx] = skb;
786 +
787 + rd = (ar231x_descr_t *) & sp->rx_ring[idx];
788 +
789 + /* initialize dma descriptor */
790 + rd->devcs = ((AR2313_BUFSIZE << DMA_RX1_BSIZE_SHIFT) |
791 + DMA_RX1_CHAINED);
792 + rd->addr = virt_to_phys(skb->data);
793 + rd->descr =
794 + virt_to_phys(&sp->
795 + rx_ring[(idx + 1) & (AR2313_DESCR_ENTRIES - 1)]);
796 + rd->status = DMA_RX_OWN;
797 +
798 + idx = DSC_NEXT(idx);
799 + }
800 +
801 + if (i)
802 + sp->rx_skbprd = idx;
803 +
804 + return;
805 +}
806 +
807 +#define AR2313_MAX_PKTS_PER_CALL 64
808 +
809 +static int ar231x_rx_int(struct net_device *dev)
810 +{
811 + struct ar231x_private *sp = netdev_priv(dev);
812 + struct sk_buff *skb, *skb_new;
813 + ar231x_descr_t *rxdesc;
814 + unsigned int status;
815 + u32 idx;
816 + int pkts = 0;
817 + int rval;
818 +
819 + idx = sp->cur_rx;
820 +
821 + /* process at most the entire ring and then wait for another interrupt
822 + */
823 + while (1) {
824 +
825 + rxdesc = &sp->rx_ring[idx];
826 + status = rxdesc->status;
827 + if (status & DMA_RX_OWN) {
828 + /* SiByte owns descriptor or descr not yet filled in */
829 + rval = 0;
830 + break;
831 + }
832 +
833 + if (++pkts > AR2313_MAX_PKTS_PER_CALL) {
834 + rval = 1;
835 + break;
836 + }
837 +
838 + if ((status & (DMA_RX_ERROR | DMA_RX_ERR_LENGTH)) &&
839 + (!(status & DMA_RX_LONG))) {
840 + dev->stats.rx_errors++;
841 + dev->stats.rx_dropped++;
842 +
843 + /* add statistics counters */
844 + if (status & DMA_RX_ERR_CRC)
845 + dev->stats.rx_crc_errors++;
846 + if (status & DMA_RX_ERR_COL)
847 + dev->stats.rx_over_errors++;
848 + if (status & DMA_RX_ERR_LENGTH)
849 + dev->stats.rx_length_errors++;
850 + if (status & DMA_RX_ERR_RUNT)
851 + dev->stats.rx_over_errors++;
852 + if (status & DMA_RX_ERR_DESC)
853 + dev->stats.rx_over_errors++;
854 +
855 + } else {
856 + /* alloc new buffer. */
857 + skb_new = dev_alloc_skb(AR2313_BUFSIZE + RX_OFFSET + 128);
858 + if (skb_new != NULL) {
859 +
860 + skb = sp->rx_skb[idx];
861 + /* set skb */
862 + skb_put(skb,
863 + ((status >> DMA_RX_LEN_SHIFT) & 0x3fff) - CRC_LEN);
864 +
865 + dev->stats.rx_bytes += skb->len;
866 + skb->protocol = eth_type_trans(skb, dev);
867 + /* pass the packet to upper layers */
868 + netif_rx(skb);
869 +
870 + skb_new->dev = dev;
871 + /* 16 bit align */
872 + skb_reserve(skb_new, RX_OFFSET + 32);
873 + /* reset descriptor's curr_addr */
874 + rxdesc->addr = virt_to_phys(skb_new->data);
875 +
876 + dev->stats.rx_packets++;
877 + sp->rx_skb[idx] = skb_new;
878 + } else {
879 + dev->stats.rx_dropped++;
880 + }
881 + }
882 +
883 + rxdesc->devcs = ((AR2313_BUFSIZE << DMA_RX1_BSIZE_SHIFT) |
884 + DMA_RX1_CHAINED);
885 + rxdesc->status = DMA_RX_OWN;
886 +
887 + idx = DSC_NEXT(idx);
888 + }
889 +
890 + sp->cur_rx = idx;
891 +
892 + return rval;
893 +}
894 +
895 +
896 +static void ar231x_tx_int(struct net_device *dev)
897 +{
898 + struct ar231x_private *sp = netdev_priv(dev);
899 + u32 idx;
900 + struct sk_buff *skb;
901 + ar231x_descr_t *txdesc;
902 + unsigned int status = 0;
903 +
904 + idx = sp->tx_csm;
905 +
906 + while (idx != sp->tx_prd) {
907 + txdesc = &sp->tx_ring[idx];
908 +
909 + if ((status = txdesc->status) & DMA_TX_OWN) {
910 + /* ar231x dma still owns descr */
911 + break;
912 + }
913 + /* done with this descriptor */
914 + dma_unmap_single(NULL, txdesc->addr,
915 + txdesc->devcs & DMA_TX1_BSIZE_MASK,
916 + DMA_TO_DEVICE);
917 + txdesc->status = 0;
918 +
919 + if (status & DMA_TX_ERROR) {
920 + dev->stats.tx_errors++;
921 + dev->stats.tx_dropped++;
922 + if (status & DMA_TX_ERR_UNDER)
923 + dev->stats.tx_fifo_errors++;
924 + if (status & DMA_TX_ERR_HB)
925 + dev->stats.tx_heartbeat_errors++;
926 + if (status & (DMA_TX_ERR_LOSS | DMA_TX_ERR_LINK))
927 + dev->stats.tx_carrier_errors++;
928 + if (status & (DMA_TX_ERR_LATE |
929 + DMA_TX_ERR_COL |
930 + DMA_TX_ERR_JABBER | DMA_TX_ERR_DEFER))
931 + dev->stats.tx_aborted_errors++;
932 + } else {
933 + /* transmit OK */
934 + dev->stats.tx_packets++;
935 + }
936 +
937 + skb = sp->tx_skb[idx];
938 + sp->tx_skb[idx] = NULL;
939 + idx = DSC_NEXT(idx);
940 + dev->stats.tx_bytes += skb->len;
941 + dev_kfree_skb_irq(skb);
942 + }
943 +
944 + sp->tx_csm = idx;
945 +
946 + return;
947 +}
948 +
949 +
950 +static void rx_tasklet_func(unsigned long data)
951 +{
952 + struct net_device *dev = (struct net_device *) data;
953 + struct ar231x_private *sp = netdev_priv(dev);
954 +
955 + if (sp->unloading) {
956 + return;
957 + }
958 +
959 + if (ar231x_rx_int(dev)) {
960 + tasklet_hi_schedule(&sp->rx_tasklet);
961 + } else {
962 + unsigned long flags;
963 + spin_lock_irqsave(&sp->lock, flags);
964 + sp->dma_regs->intr_ena |= DMA_STATUS_RI;
965 + spin_unlock_irqrestore(&sp->lock, flags);
966 + }
967 +}
968 +
969 +static void rx_schedule(struct net_device *dev)
970 +{
971 + struct ar231x_private *sp = netdev_priv(dev);
972 +
973 + sp->dma_regs->intr_ena &= ~DMA_STATUS_RI;
974 +
975 + tasklet_hi_schedule(&sp->rx_tasklet);
976 +}
977 +
978 +static irqreturn_t ar231x_interrupt(int irq, void *dev_id)
979 +{
980 + struct net_device *dev = (struct net_device *) dev_id;
981 + struct ar231x_private *sp = netdev_priv(dev);
982 + unsigned int status, enabled;
983 +
984 + /* clear interrupt */
985 + /*
986 + * Don't clear RI bit if currently disabled.
987 + */
988 + status = sp->dma_regs->status;
989 + enabled = sp->dma_regs->intr_ena;
990 + sp->dma_regs->status = status & enabled;
991 +
992 + if (status & DMA_STATUS_NIS) {
993 + /* normal status */
994 + /*
995 + * Don't schedule rx processing if interrupt
996 + * is already disabled.
997 + */
998 + if (status & enabled & DMA_STATUS_RI) {
999 + /* receive interrupt */
1000 + rx_schedule(dev);
1001 + }
1002 + if (status & DMA_STATUS_TI) {
1003 + /* transmit interrupt */
1004 + ar231x_tx_int(dev);
1005 + }
1006 + }
1007 +
1008 + /* abnormal status */
1009 + if (status & (DMA_STATUS_FBE | DMA_STATUS_TPS)) {
1010 + ar231x_restart(dev);
1011 + }
1012 + return IRQ_HANDLED;
1013 +}
1014 +
1015 +
1016 +static int ar231x_open(struct net_device *dev)
1017 +{
1018 + struct ar231x_private *sp = netdev_priv(dev);
1019 + unsigned int ethsal, ethsah;
1020 +
1021 + /* reset the hardware, in case the MAC address changed */
1022 + ethsah = ((((u_int) (dev->dev_addr[5]) << 8) & (u_int) 0x0000FF00) |
1023 + (((u_int) (dev->dev_addr[4]) << 0) & (u_int) 0x000000FF));
1024 +
1025 + ethsal = ((((u_int) (dev->dev_addr[3]) << 24) & (u_int) 0xFF000000) |
1026 + (((u_int) (dev->dev_addr[2]) << 16) & (u_int) 0x00FF0000) |
1027 + (((u_int) (dev->dev_addr[1]) << 8) & (u_int) 0x0000FF00) |
1028 + (((u_int) (dev->dev_addr[0]) << 0) & (u_int) 0x000000FF));
1029 +
1030 + sp->eth_regs->mac_addr[0] = ethsah;
1031 + sp->eth_regs->mac_addr[1] = ethsal;
1032 +
1033 + mdelay(10);
1034 +
1035 + dev->mtu = 1500;
1036 + netif_start_queue(dev);
1037 +
1038 + sp->eth_regs->mac_control |= MAC_CONTROL_RE;
1039 +
1040 + return 0;
1041 +}
1042 +
1043 +static void ar231x_halt(struct net_device *dev)
1044 +{
1045 + struct ar231x_private *sp = netdev_priv(dev);
1046 + int j;
1047 +
1048 + tasklet_disable(&sp->rx_tasklet);
1049 +
1050 + /* kill the MAC */
1051 + sp->eth_regs->mac_control &= ~(MAC_CONTROL_RE | /* disable Receives */
1052 + MAC_CONTROL_TE); /* disable Transmits */
1053 + /* stop dma */
1054 + sp->dma_regs->control = 0;
1055 + sp->dma_regs->bus_mode = DMA_BUS_MODE_SWR;
1056 +
1057 + /* place phy and MAC in reset */
1058 + *sp->int_regs |= (sp->cfg->reset_mac | sp->cfg->reset_phy);
1059 +
1060 + /* free buffers on tx ring */
1061 + for (j = 0; j < AR2313_DESCR_ENTRIES; j++) {
1062 + struct sk_buff *skb;
1063 + ar231x_descr_t *txdesc;
1064 +
1065 + txdesc = &sp->tx_ring[j];
1066 + txdesc->descr = 0;
1067 +
1068 + skb = sp->tx_skb[j];
1069 + if (skb) {
1070 + dev_kfree_skb(skb);
1071 + sp->tx_skb[j] = NULL;
1072 + }
1073 + }
1074 +}
1075 +
1076 +/*
1077 + * close should do nothing. Here's why. It's called when
1078 + * 'ifconfig bond0 down' is run. If it calls free_irq then
1079 + * the irq is gone forever ! When bond0 is made 'up' again,
1080 + * the ar231x_open () does not call request_irq (). Worse,
1081 + * the call to ar231x_halt() generates a WDOG reset due to
1082 + * the write to 'sp->int_regs' and the box reboots.
1083 + * Commenting this out is good since it allows the
1084 + * system to resume when bond0 is made up again.
1085 + */
1086 +static int ar231x_close(struct net_device *dev)
1087 +{
1088 +#if 0
1089 + /*
1090 + * Disable interrupts
1091 + */
1092 + disable_irq(dev->irq);
1093 +
1094 + /*
1095 + * Without (or before) releasing irq and stopping hardware, this
1096 + * is an absolute non-sense, by the way. It will be reset instantly
1097 + * by the first irq.
1098 + */
1099 + netif_stop_queue(dev);
1100 +
1101 + /* stop the MAC and DMA engines */
1102 + ar231x_halt(dev);
1103 +
1104 + /* release the interrupt */
1105 + free_irq(dev->irq, dev);
1106 +
1107 +#endif
1108 + return 0;
1109 +}
1110 +
1111 +static int ar231x_start_xmit(struct sk_buff *skb, struct net_device *dev)
1112 +{
1113 + struct ar231x_private *sp = netdev_priv(dev);
1114 + ar231x_descr_t *td;
1115 + u32 idx;
1116 +
1117 + idx = sp->tx_prd;
1118 + td = &sp->tx_ring[idx];
1119 +
1120 + if (td->status & DMA_TX_OWN) {
1121 + /* free skbuf and lie to the caller that we sent it out */
1122 + dev->stats.tx_dropped++;
1123 + dev_kfree_skb(skb);
1124 +
1125 + /* restart transmitter in case locked */
1126 + sp->dma_regs->xmt_poll = 0;
1127 + return 0;
1128 + }
1129 +
1130 + /* Setup the transmit descriptor. */
1131 + td->devcs = ((skb->len << DMA_TX1_BSIZE_SHIFT) |
1132 + (DMA_TX1_LS | DMA_TX1_IC | DMA_TX1_CHAINED));
1133 + td->addr = dma_map_single(NULL, skb->data, skb->len, DMA_TO_DEVICE);
1134 + td->status = DMA_TX_OWN;
1135 +
1136 + /* kick transmitter last */
1137 + sp->dma_regs->xmt_poll = 0;
1138 +
1139 + sp->tx_skb[idx] = skb;
1140 + idx = DSC_NEXT(idx);
1141 + sp->tx_prd = idx;
1142 +
1143 + return 0;
1144 +}
1145 +
1146 +static int ar231x_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1147 +{
1148 + struct mii_ioctl_data *data = (struct mii_ioctl_data *) &ifr->ifr_data;
1149 + struct ar231x_private *sp = netdev_priv(dev);
1150 + int ret;
1151 +
1152 + switch (cmd) {
1153 +
1154 + case SIOCETHTOOL:
1155 + spin_lock_irq(&sp->lock);
1156 + ret = phy_ethtool_ioctl(sp->phy_dev, (void *) ifr->ifr_data);
1157 + spin_unlock_irq(&sp->lock);
1158 + return ret;
1159 +
1160 + case SIOCSIFHWADDR:
1161 + if (copy_from_user
1162 + (dev->dev_addr, ifr->ifr_data, sizeof(dev->dev_addr)))
1163 + return -EFAULT;
1164 + return 0;
1165 +
1166 + case SIOCGIFHWADDR:
1167 + if (copy_to_user
1168 + (ifr->ifr_data, dev->dev_addr, sizeof(dev->dev_addr)))
1169 + return -EFAULT;
1170 + return 0;
1171 +
1172 + case SIOCGMIIPHY:
1173 + case SIOCGMIIREG:
1174 + case SIOCSMIIREG:
1175 + return phy_mii_ioctl(sp->phy_dev, data, cmd);
1176 +
1177 + default:
1178 + break;
1179 + }
1180 +
1181 + return -EOPNOTSUPP;
1182 +}
1183 +
1184 +static void ar231x_adjust_link(struct net_device *dev)
1185 +{
1186 + struct ar231x_private *sp = netdev_priv(dev);
1187 + unsigned int mc;
1188 +
1189 + if (!sp->phy_dev->link)
1190 + return;
1191 +
1192 + if (sp->phy_dev->duplex != sp->oldduplex) {
1193 + mc = readl(&sp->eth_regs->mac_control);
1194 + mc &= ~(MAC_CONTROL_F | MAC_CONTROL_DRO);
1195 + if (sp->phy_dev->duplex)
1196 + mc |= MAC_CONTROL_F;
1197 + else
1198 + mc |= MAC_CONTROL_DRO;
1199 + writel(mc, &sp->eth_regs->mac_control);
1200 + sp->oldduplex = sp->phy_dev->duplex;
1201 + }
1202 +}
1203 +
1204 +#define MII_ADDR(phy, reg) \
1205 + ((reg << MII_ADDR_REG_SHIFT) | (phy << MII_ADDR_PHY_SHIFT))
1206 +
1207 +static int
1208 +ar231x_mdiobus_read(struct mii_bus *bus, int phy_addr, int regnum)
1209 +{
1210 + struct net_device *const dev = bus->priv;
1211 + struct ar231x_private *sp = netdev_priv(dev);
1212 + volatile ETHERNET_STRUCT *ethernet = sp->phy_regs;
1213 +
1214 + ethernet->mii_addr = MII_ADDR(phy_addr, regnum);
1215 + while (ethernet->mii_addr & MII_ADDR_BUSY);
1216 + return (ethernet->mii_data >> MII_DATA_SHIFT);
1217 +}
1218 +
1219 +static int
1220 +ar231x_mdiobus_write(struct mii_bus *bus, int phy_addr, int regnum,
1221 + u16 value)
1222 +{
1223 + struct net_device *const dev = bus->priv;
1224 + struct ar231x_private *sp = netdev_priv(dev);
1225 + volatile ETHERNET_STRUCT *ethernet = sp->phy_regs;
1226 +
1227 + while (ethernet->mii_addr & MII_ADDR_BUSY);
1228 + ethernet->mii_data = value << MII_DATA_SHIFT;
1229 + ethernet->mii_addr = MII_ADDR(phy_addr, regnum) | MII_ADDR_WRITE;
1230 +
1231 + return 0;
1232 +}
1233 +
1234 +static int ar231x_mdiobus_reset(struct mii_bus *bus)
1235 +{
1236 + struct net_device *const dev = bus->priv;
1237 +
1238 + ar231x_reset_reg(dev);
1239 +
1240 + return 0;
1241 +}
1242 +
1243 +static int ar231x_mdiobus_probe (struct net_device *dev)
1244 +{
1245 + struct ar231x_private *const sp = netdev_priv(dev);
1246 + struct phy_device *phydev = NULL;
1247 + int phy_addr;
1248 +
1249 + /* find the first (lowest address) PHY on the current MAC's MII bus */
1250 + for (phy_addr = 0; phy_addr < PHY_MAX_ADDR; phy_addr++)
1251 + if (sp->mii_bus->phy_map[phy_addr]) {
1252 + phydev = sp->mii_bus->phy_map[phy_addr];
1253 + sp->phy = phy_addr;
1254 + break; /* break out with first one found */
1255 + }
1256 +
1257 + if (!phydev) {
1258 + printk (KERN_ERR "ar231x: %s: no PHY found\n", dev->name);
1259 + return -1;
1260 + }
1261 +
1262 + /* now we are supposed to have a proper phydev, to attach to... */
1263 + BUG_ON(!phydev);
1264 + BUG_ON(phydev->attached_dev);
1265 +
1266 + phydev = phy_connect(dev, phydev->dev.bus_id, &ar231x_adjust_link, 0,
1267 + PHY_INTERFACE_MODE_MII);
1268 +
1269 + if (IS_ERR(phydev)) {
1270 + printk(KERN_ERR "%s: Could not attach to PHY\n", dev->name);
1271 + return PTR_ERR(phydev);
1272 + }
1273 +
1274 + /* mask with MAC supported features */
1275 + phydev->supported &= (SUPPORTED_10baseT_Half
1276 + | SUPPORTED_10baseT_Full
1277 + | SUPPORTED_100baseT_Half
1278 + | SUPPORTED_100baseT_Full
1279 + | SUPPORTED_Autoneg
1280 + /* | SUPPORTED_Pause | SUPPORTED_Asym_Pause */
1281 + | SUPPORTED_MII
1282 + | SUPPORTED_TP);
1283 +
1284 + phydev->advertising = phydev->supported;
1285 +
1286 + sp->oldduplex = -1;
1287 + sp->phy_dev = phydev;
1288 +
1289 + printk(KERN_INFO "%s: attached PHY driver [%s] "
1290 + "(mii_bus:phy_addr=%s)\n",
1291 + dev->name, phydev->drv->name, phydev->dev.bus_id);
1292 +
1293 + return 0;
1294 +}
1295 +
1296 --- /dev/null
1297 +++ b/drivers/net/ar231x.h
1298 @@ -0,0 +1,302 @@
1299 +/*
1300 + * ar231x.h: Linux driver for the Atheros AR231x Ethernet device.
1301 + *
1302 + * Copyright (C) 2004 by Sameer Dekate <sdekate@arubanetworks.com>
1303 + * Copyright (C) 2006 Imre Kaloz <kaloz@openwrt.org>
1304 + * Copyright (C) 2006-2009 Felix Fietkau <nbd@openwrt.org>
1305 + *
1306 + * Thanks to Atheros for providing hardware and documentation
1307 + * enabling me to write this driver.
1308 + *
1309 + * This program is free software; you can redistribute it and/or modify
1310 + * it under the terms of the GNU General Public License as published by
1311 + * the Free Software Foundation; either version 2 of the License, or
1312 + * (at your option) any later version.
1313 + */
1314 +
1315 +#ifndef _AR2313_H_
1316 +#define _AR2313_H_
1317 +
1318 +#include <linux/autoconf.h>
1319 +#include <linux/bitops.h>
1320 +#include <asm/bootinfo.h>
1321 +#include <ar231x_platform.h>
1322 +
1323 +/*
1324 + * probe link timer - 5 secs
1325 + */
1326 +#define LINK_TIMER (5*HZ)
1327 +
1328 +#define IS_DMA_TX_INT(X) (((X) & (DMA_STATUS_TI)) != 0)
1329 +#define IS_DMA_RX_INT(X) (((X) & (DMA_STATUS_RI)) != 0)
1330 +#define IS_DRIVER_OWNED(X) (((X) & (DMA_TX_OWN)) == 0)
1331 +
1332 +#define AR2313_TX_TIMEOUT (HZ/4)
1333 +
1334 +/*
1335 + * Rings
1336 + */
1337 +#define DSC_RING_ENTRIES_SIZE (AR2313_DESCR_ENTRIES * sizeof(struct desc))
1338 +#define DSC_NEXT(idx) ((idx + 1) & (AR2313_DESCR_ENTRIES - 1))
1339 +
1340 +#define AR2313_MBGET 2
1341 +#define AR2313_MBSET 3
1342 +#define AR2313_PCI_RECONFIG 4
1343 +#define AR2313_PCI_DUMP 5
1344 +#define AR2313_TEST_PANIC 6
1345 +#define AR2313_TEST_NULLPTR 7
1346 +#define AR2313_READ_DATA 8
1347 +#define AR2313_WRITE_DATA 9
1348 +#define AR2313_GET_VERSION 10
1349 +#define AR2313_TEST_HANG 11
1350 +#define AR2313_SYNC 12
1351 +
1352 +#define DMA_RX_ERR_CRC BIT(1)
1353 +#define DMA_RX_ERR_DRIB BIT(2)
1354 +#define DMA_RX_ERR_MII BIT(3)
1355 +#define DMA_RX_EV2 BIT(5)
1356 +#define DMA_RX_ERR_COL BIT(6)
1357 +#define DMA_RX_LONG BIT(7)
1358 +#define DMA_RX_LS BIT(8) /* last descriptor */
1359 +#define DMA_RX_FS BIT(9) /* first descriptor */
1360 +#define DMA_RX_MF BIT(10) /* multicast frame */
1361 +#define DMA_RX_ERR_RUNT BIT(11) /* runt frame */
1362 +#define DMA_RX_ERR_LENGTH BIT(12) /* length error */
1363 +#define DMA_RX_ERR_DESC BIT(14) /* descriptor error */
1364 +#define DMA_RX_ERROR BIT(15) /* error summary */
1365 +#define DMA_RX_LEN_MASK 0x3fff0000
1366 +#define DMA_RX_LEN_SHIFT 16
1367 +#define DMA_RX_FILT BIT(30)
1368 +#define DMA_RX_OWN BIT(31) /* desc owned by DMA controller */
1369 +
1370 +#define DMA_RX1_BSIZE_MASK 0x000007ff
1371 +#define DMA_RX1_BSIZE_SHIFT 0
1372 +#define DMA_RX1_CHAINED BIT(24)
1373 +#define DMA_RX1_RER BIT(25)
1374 +
1375 +#define DMA_TX_ERR_UNDER BIT(1) /* underflow error */
1376 +#define DMA_TX_ERR_DEFER BIT(2) /* excessive deferral */
1377 +#define DMA_TX_COL_MASK 0x78
1378 +#define DMA_TX_COL_SHIFT 3
1379 +#define DMA_TX_ERR_HB BIT(7) /* hearbeat failure */
1380 +#define DMA_TX_ERR_COL BIT(8) /* excessive collisions */
1381 +#define DMA_TX_ERR_LATE BIT(9) /* late collision */
1382 +#define DMA_TX_ERR_LINK BIT(10) /* no carrier */
1383 +#define DMA_TX_ERR_LOSS BIT(11) /* loss of carrier */
1384 +#define DMA_TX_ERR_JABBER BIT(14) /* transmit jabber timeout */
1385 +#define DMA_TX_ERROR BIT(15) /* frame aborted */
1386 +#define DMA_TX_OWN BIT(31) /* descr owned by DMA controller */
1387 +
1388 +#define DMA_TX1_BSIZE_MASK 0x000007ff
1389 +#define DMA_TX1_BSIZE_SHIFT 0
1390 +#define DMA_TX1_CHAINED BIT(24) /* chained descriptors */
1391 +#define DMA_TX1_TER BIT(25) /* transmit end of ring */
1392 +#define DMA_TX1_FS BIT(29) /* first segment */
1393 +#define DMA_TX1_LS BIT(30) /* last segment */
1394 +#define DMA_TX1_IC BIT(31) /* interrupt on completion */
1395 +
1396 +#define RCVPKT_LENGTH(X) (X >> 16) /* Received pkt Length */
1397 +
1398 +#define MAC_CONTROL_RE BIT(2) /* receive enable */
1399 +#define MAC_CONTROL_TE BIT(3) /* transmit enable */
1400 +#define MAC_CONTROL_DC BIT(5) /* Deferral check */
1401 +#define MAC_CONTROL_ASTP BIT(8) /* Auto pad strip */
1402 +#define MAC_CONTROL_DRTY BIT(10) /* Disable retry */
1403 +#define MAC_CONTROL_DBF BIT(11) /* Disable bcast frames */
1404 +#define MAC_CONTROL_LCC BIT(12) /* late collision ctrl */
1405 +#define MAC_CONTROL_HP BIT(13) /* Hash Perfect filtering */
1406 +#define MAC_CONTROL_HASH BIT(14) /* Unicast hash filtering */
1407 +#define MAC_CONTROL_HO BIT(15) /* Hash only filtering */
1408 +#define MAC_CONTROL_PB BIT(16) /* Pass Bad frames */
1409 +#define MAC_CONTROL_IF BIT(17) /* Inverse filtering */
1410 +#define MAC_CONTROL_PR BIT(18) /* promiscuous mode (valid frames only) */
1411 +#define MAC_CONTROL_PM BIT(19) /* pass multicast */
1412 +#define MAC_CONTROL_F BIT(20) /* full-duplex */
1413 +#define MAC_CONTROL_DRO BIT(23) /* Disable Receive Own */
1414 +#define MAC_CONTROL_HBD BIT(28) /* heart-beat disabled (MUST BE SET) */
1415 +#define MAC_CONTROL_BLE BIT(30) /* big endian mode */
1416 +#define MAC_CONTROL_RA BIT(31) /* receive all (valid and invalid frames) */
1417 +
1418 +#define MII_ADDR_BUSY BIT(0)
1419 +#define MII_ADDR_WRITE BIT(1)
1420 +#define MII_ADDR_REG_SHIFT 6
1421 +#define MII_ADDR_PHY_SHIFT 11
1422 +#define MII_DATA_SHIFT 0
1423 +
1424 +#define FLOW_CONTROL_FCE BIT(1)
1425 +
1426 +#define DMA_BUS_MODE_SWR BIT(0) /* software reset */
1427 +#define DMA_BUS_MODE_BLE BIT(7) /* big endian mode */
1428 +#define DMA_BUS_MODE_PBL_SHIFT 8 /* programmable burst length 32 */
1429 +#define DMA_BUS_MODE_DBO BIT(20) /* big-endian descriptors */
1430 +
1431 +#define DMA_STATUS_TI BIT(0) /* transmit interrupt */
1432 +#define DMA_STATUS_TPS BIT(1) /* transmit process stopped */
1433 +#define DMA_STATUS_TU BIT(2) /* transmit buffer unavailable */
1434 +#define DMA_STATUS_TJT BIT(3) /* transmit buffer timeout */
1435 +#define DMA_STATUS_UNF BIT(5) /* transmit underflow */
1436 +#define DMA_STATUS_RI BIT(6) /* receive interrupt */
1437 +#define DMA_STATUS_RU BIT(7) /* receive buffer unavailable */
1438 +#define DMA_STATUS_RPS BIT(8) /* receive process stopped */
1439 +#define DMA_STATUS_ETI BIT(10) /* early transmit interrupt */
1440 +#define DMA_STATUS_FBE BIT(13) /* fatal bus interrupt */
1441 +#define DMA_STATUS_ERI BIT(14) /* early receive interrupt */
1442 +#define DMA_STATUS_AIS BIT(15) /* abnormal interrupt summary */
1443 +#define DMA_STATUS_NIS BIT(16) /* normal interrupt summary */
1444 +#define DMA_STATUS_RS_SHIFT 17 /* receive process state */
1445 +#define DMA_STATUS_TS_SHIFT 20 /* transmit process state */
1446 +#define DMA_STATUS_EB_SHIFT 23 /* error bits */
1447 +
1448 +#define DMA_CONTROL_SR BIT(1) /* start receive */
1449 +#define DMA_CONTROL_ST BIT(13) /* start transmit */
1450 +#define DMA_CONTROL_SF BIT(21) /* store and forward */
1451 +
1452 +
1453 +typedef struct {
1454 + volatile unsigned int status; // OWN, Device control and status.
1455 + volatile unsigned int devcs; // pkt Control bits + Length
1456 + volatile unsigned int addr; // Current Address.
1457 + volatile unsigned int descr; // Next descriptor in chain.
1458 +} ar231x_descr_t;
1459 +
1460 +
1461 +
1462 +//
1463 +// New Combo structure for Both Eth0 AND eth1
1464 +//
1465 +typedef struct {
1466 + volatile unsigned int mac_control; /* 0x00 */
1467 + volatile unsigned int mac_addr[2]; /* 0x04 - 0x08 */
1468 + volatile unsigned int mcast_table[2]; /* 0x0c - 0x10 */
1469 + volatile unsigned int mii_addr; /* 0x14 */
1470 + volatile unsigned int mii_data; /* 0x18 */
1471 + volatile unsigned int flow_control; /* 0x1c */
1472 + volatile unsigned int vlan_tag; /* 0x20 */
1473 + volatile unsigned int pad[7]; /* 0x24 - 0x3c */
1474 + volatile unsigned int ucast_table[8]; /* 0x40-0x5c */
1475 +
1476 +} ETHERNET_STRUCT;
1477 +
1478 +/********************************************************************
1479 + * Interrupt controller
1480 + ********************************************************************/
1481 +
1482 +typedef struct {
1483 + volatile unsigned int wdog_control; /* 0x08 */
1484 + volatile unsigned int wdog_timer; /* 0x0c */
1485 + volatile unsigned int misc_status; /* 0x10 */
1486 + volatile unsigned int misc_mask; /* 0x14 */
1487 + volatile unsigned int global_status; /* 0x18 */
1488 + volatile unsigned int reserved; /* 0x1c */
1489 + volatile unsigned int reset_control; /* 0x20 */
1490 +} INTERRUPT;
1491 +
1492 +/********************************************************************
1493 + * DMA controller
1494 + ********************************************************************/
1495 +typedef struct {
1496 + volatile unsigned int bus_mode; /* 0x00 (CSR0) */
1497 + volatile unsigned int xmt_poll; /* 0x04 (CSR1) */
1498 + volatile unsigned int rcv_poll; /* 0x08 (CSR2) */
1499 + volatile unsigned int rcv_base; /* 0x0c (CSR3) */
1500 + volatile unsigned int xmt_base; /* 0x10 (CSR4) */
1501 + volatile unsigned int status; /* 0x14 (CSR5) */
1502 + volatile unsigned int control; /* 0x18 (CSR6) */
1503 + volatile unsigned int intr_ena; /* 0x1c (CSR7) */
1504 + volatile unsigned int rcv_missed; /* 0x20 (CSR8) */
1505 + volatile unsigned int reserved[11]; /* 0x24-0x4c (CSR9-19) */
1506 + volatile unsigned int cur_tx_buf_addr; /* 0x50 (CSR20) */
1507 + volatile unsigned int cur_rx_buf_addr; /* 0x50 (CSR21) */
1508 +} DMA;
1509 +
1510 +/*
1511 + * Struct private for the Sibyte.
1512 + *
1513 + * Elements are grouped so variables used by the tx handling goes
1514 + * together, and will go into the same cache lines etc. in order to
1515 + * avoid cache line contention between the rx and tx handling on SMP.
1516 + *
1517 + * Frequently accessed variables are put at the beginning of the
1518 + * struct to help the compiler generate better/shorter code.
1519 + */
1520 +struct ar231x_private {
1521 + struct net_device *dev;
1522 + int version;
1523 + u32 mb[2];
1524 +
1525 + volatile ETHERNET_STRUCT *phy_regs;
1526 + volatile ETHERNET_STRUCT *eth_regs;
1527 + volatile DMA *dma_regs;
1528 + volatile u32 *int_regs;
1529 + struct ar231x_eth *cfg;
1530 +
1531 + spinlock_t lock; /* Serialise access to device */
1532 +
1533 + /*
1534 + * RX and TX descriptors, must be adjacent
1535 + */
1536 + ar231x_descr_t *rx_ring;
1537 + ar231x_descr_t *tx_ring;
1538 +
1539 +
1540 + struct sk_buff **rx_skb;
1541 + struct sk_buff **tx_skb;
1542 +
1543 + /*
1544 + * RX elements
1545 + */
1546 + u32 rx_skbprd;
1547 + u32 cur_rx;
1548 +
1549 + /*
1550 + * TX elements
1551 + */
1552 + u32 tx_prd;
1553 + u32 tx_csm;
1554 +
1555 + /*
1556 + * Misc elements
1557 + */
1558 + char name[48];
1559 + struct {
1560 + u32 address;
1561 + u32 length;
1562 + char *mapping;
1563 + } desc;
1564 +
1565 +
1566 + struct timer_list link_timer;
1567 + unsigned short phy; /* merlot phy = 1, samsung phy = 0x1f */
1568 + unsigned short mac;
1569 + unsigned short link; /* 0 - link down, 1 - link up */
1570 + u16 phyData;
1571 +
1572 + struct tasklet_struct rx_tasklet;
1573 + int unloading;
1574 +
1575 + struct phy_device *phy_dev;
1576 + struct mii_bus *mii_bus;
1577 + int oldduplex;
1578 +};
1579 +
1580 +
1581 +/*
1582 + * Prototypes
1583 + */
1584 +static int ar231x_init(struct net_device *dev);
1585 +#ifdef TX_TIMEOUT
1586 +static void ar231x_tx_timeout(struct net_device *dev);
1587 +#endif
1588 +static int ar231x_restart(struct net_device *dev);
1589 +static void ar231x_load_rx_ring(struct net_device *dev, int bufs);
1590 +static irqreturn_t ar231x_interrupt(int irq, void *dev_id);
1591 +static int ar231x_open(struct net_device *dev);
1592 +static int ar231x_start_xmit(struct sk_buff *skb, struct net_device *dev);
1593 +static int ar231x_close(struct net_device *dev);
1594 +static int ar231x_ioctl(struct net_device *dev, struct ifreq *ifr,
1595 + int cmd);
1596 +static void ar231x_init_cleanup(struct net_device *dev);
1597 +static int ar231x_setup_timer(struct net_device *dev);
1598 +static void ar231x_link_timer_fn(unsigned long data);
1599 +static void ar231x_check_link(struct net_device *dev);
1600 +#endif /* _AR2313_H_ */
Personal OpenWRT clone
This page took 0.112624 seconds and 5 git commands to generate.