2 * BCM4710 address space map and definitions
3 * Think twice before adding to this file, this is not the kitchen sink
4 * These definitions are not guaranteed for all 47xx chips, only the 4710
6 * Copyright 2004, Broadcom Corporation
9 * THIS SOFTWARE IS OFFERED "AS IS", AND BROADCOM GRANTS NO WARRANTIES OF ANY
10 * KIND, EXPRESS OR IMPLIED, BY STATUTE, COMMUNICATION OR OTHERWISE. BROADCOM
11 * SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
12 * FOR A SPECIFIC PURPOSE OR NONINFRINGEMENT CONCERNING THIS SOFTWARE.
21 #define BCM4710_SDRAM 0x00000000 /* Physical SDRAM */
22 #define BCM4710_PCI_MEM 0x08000000 /* Host Mode PCI memory access space (64 MB) */
23 #define BCM4710_PCI_CFG 0x0c000000 /* Host Mode PCI configuration space (64 MB) */
24 #define BCM4710_PCI_DMA 0x40000000 /* Client Mode PCI memory access space (1 GB) */
25 #define BCM4710_SDRAM_SWAPPED 0x10000000 /* Byteswapped Physical SDRAM */
26 #define BCM4710_ENUM 0x18000000 /* Beginning of core enumeration space */
28 /* Core register space */
29 #define BCM4710_REG_SDRAM 0x18000000 /* SDRAM core registers */
30 #define BCM4710_REG_ILINE20 0x18001000 /* InsideLine20 core registers */
31 #define BCM4710_REG_EMAC0 0x18002000 /* Ethernet MAC 0 core registers */
32 #define BCM4710_REG_CODEC 0x18003000 /* Codec core registers */
33 #define BCM4710_REG_USB 0x18004000 /* USB core registers */
34 #define BCM4710_REG_PCI 0x18005000 /* PCI core registers */
35 #define BCM4710_REG_MIPS 0x18006000 /* MIPS core registers */
36 #define BCM4710_REG_EXTIF 0x18007000 /* External Interface core registers */
37 #define BCM4710_REG_EMAC1 0x18008000 /* Ethernet MAC 1 core registers */
39 #define BCM4710_EXTIF 0x1f000000 /* External Interface base address */
40 #define BCM4710_PCMCIA_MEM 0x1f000000 /* External Interface PCMCIA memory access */
41 #define BCM4710_PCMCIA_IO 0x1f100000 /* PCMCIA I/O access */
42 #define BCM4710_PCMCIA_CONF 0x1f200000 /* PCMCIA configuration */
43 #define BCM4710_PROG 0x1f800000 /* Programable interface */
44 #define BCM4710_FLASH 0x1fc00000 /* Flash */
46 #define BCM4710_EJTAG 0xff200000 /* MIPS EJTAG space (2M) */
48 #define BCM4710_UART (BCM4710_REG_EXTIF + 0x00000300)
50 #define BCM4710_EUART (BCM4710_EXTIF + 0x00800000)
51 #define BCM4710_LED (BCM4710_EXTIF + 0x00900000)
54 #define SBFLAG_ENET0 1
55 #define SBFLAG_ILINE20 2
56 #define SBFLAG_CODEC 3
58 #define SBFLAG_EXTIF 5
59 #define SBFLAG_ENET1 6
62 #define BCM4710_TRACE(trval) do { *((int *)0xa0000f18) = (trval); } while (0)
64 #define BCM4710_TRACE(trval)
68 /* BCM94702 CPCI -ExtIF used for LocalBus devs */
70 #define BCM94702_CPCI_RESET_ADDR BCM4710_EXTIF
71 #define BCM94702_CPCI_BOARDID_ADDR (BCM4710_EXTIF | 0x4000)
72 #define BCM94702_CPCI_DOC_ADDR (BCM4710_EXTIF | 0x6000)
73 #define BCM94702_DOC_ADDR BCM94702_CPCI_DOC_ADDR
74 #define BCM94702_CPCI_LED_ADDR (BCM4710_EXTIF | 0xc000)
75 #define BCM94702_CPCI_NVRAM_ADDR (BCM4710_EXTIF | 0xe000)
76 #define BCM94702_CPCI_NVRAM_SIZE 0x1ff0 /* 8K NVRAM : DS1743/STM48txx*/
77 #define BCM94702_CPCI_TOD_REG_BASE (BCM94702_CPCI_NVRAM_ADDR | 0x1ff0)
80 (*(volatile unsigned char *) (KSEG1ADDR(BCM94702_CPCI_LED_ADDR) + (x)))
83 * Reset function implemented in PLD. Read or write should trigger hard reset
85 #define SYS_HARD_RESET() \
87 *( (volatile unsigned char *)\
88 KSEG1ADDR(BCM94702_CPCI_RESET_ADDR) ) = 0x80; \
91 #endif /* _bcm4710_h_ */
This page took 0.044522 seconds and 5 git commands to generate.