disable dsp freq use for vlynq bus clock init, disable external clocking (it locks...
[openwrt.git] / target / linux / rdc / profiles /
drwxr-xr-x   ..
-rw-r--r-- 275 AR525W.mk
-rw-r--r-- 270 WL-153.mk
This page took 0.0229 seconds and 5 git commands to generate.