1 #ifndef _IFXMIPS_COMPAT_H__
2 #define _IFXMIPS_COMPAT_H__
7 #define ATM_VBR_NRT ATM_VBR
12 #define NUM_ENTITY(x) (sizeof(x) / sizeof(*(x)))
14 #define SET_BITS(x, msb, lsb, value) \
15 (((x) & ~(((1 << ((msb) + 1)) - 1) ^ ((1 << (lsb)) - 1))) | (((value) & ((1 << (1 + (msb) - (lsb))) - 1)) << (lsb)))
18 #define IFX_PMU_ENABLE 1
19 #define IFX_PMU_DISABLE 0
21 #define IFX_PMU_MODULE_DSL_DFE (1 << 9)
22 #define IFX_PMU_MODULE_AHBS (1 << 13)
23 #define IFX_PMU_MODULE_PPE_QSB (1 << 18)
24 #define IFX_PMU_MODULE_PPE_SLL01 (1 << 19)
25 #define IFX_PMU_MODULE_PPE_TC (1 << 21)
26 #define IFX_PMU_MODULE_PPE_EMA (1 << 22)
27 #define IFX_PMU_MODULE_PPE_TOP (1 << 29)
29 #define ifx_pmu_set(a,b) {if(a == IFX_PMU_ENABLE) lq_pmu_enable(b); else lq_pmu_disable(b);}
31 #define PPE_TOP_PMU_SETUP(__x) ifx_pmu_set(IFX_PMU_MODULE_PPE_TOP, (__x))
32 #define PPE_SLL01_PMU_SETUP(__x) ifx_pmu_set(IFX_PMU_MODULE_PPE_SLL01, (__x))
33 #define PPE_TC_PMU_SETUP(__x) ifx_pmu_set(IFX_PMU_MODULE_PPE_TC, (__x))
34 #define PPE_EMA_PMU_SETUP(__x) ifx_pmu_set(IFX_PMU_MODULE_PPE_EMA, (__x))
35 #define PPE_QSB_PMU_SETUP(__x) ifx_pmu_set(IFX_PMU_MODULE_PPE_QSB, (__x))
36 #define PPE_TPE_PMU_SETUP(__x) ifx_pmu_set(IFX_PMU_MODULE_AHBS, (__x))
37 #define DSL_DFE_PMU_SETUP(__x) ifx_pmu_set(IFX_PMU_MODULE_DSL_DFE, (__x))
39 #define IFX_REG_W32(_v, _r) __raw_writel((_v), (_r))
41 #define CONFIG_IFXMIPS_DSL_CPE_MEI y
This page took 0.04502 seconds and 5 git commands to generate.