ath9k: use the maximum rate power for the channel txpower limits
[openwrt.git] / package / uboot-lantiq / easy50712_DDR166M.conf
1 0xbf800060 0x7
2 0xbf800010 0x0
3 0xbf800020 0x0
4 0xbf800200 0x02
5 0xbf800210 0x0
6
7 ;REG32(MC_DC0) = 0x00001B1B;
8 0xbf801000 0x1b1b
9 ;REG32(MC_DC1) = 0x00000000;
10 0xbf801010 0x0
11 ;REG32(MC_DC2) = 0x00000000;
12 0xbf801020 0x0
13 ;REG32(MC_DC3) = 0x00000000;
14 0xbf801030 0x0
15 ;REG32(MC_DC4) = 0x00000000;
16 0xbf801040 0x0
17 ;REG32(MC_DC5) = 0x00000200;
18 0xbf801050 0x200
19 ;REG32(MC_DC6) = 0x00000306;
20 ; 0xbf801060 0x0306
21 0xbf801060 0x0605
22 ;REG32(MC_DC7) = 0x00000303;
23 0xbf801070 0x302
24 ; 0xbf801070 0x0203
25 ;REG32(MC_DC8) = 0x00000102;
26 0xbf801080 0x102
27 ;REG32(MC_DC9) = 0x0000070A;
28 0xbf801090 0x70a
29 ; 0xbf801090 0x608
30 ;REG32(MC_DC10) = 0x00000203;
31 0xbf8010a0 0x203
32 ;REG32(MC_DC11) = 0x00000C02;
33 0xbf8010b0 0xc02
34 ; 0xbf8010b0 0x0a02
35 ;REG32(MC_DC12) = 0x000001C8;
36 0xbf8010c0 0x1c8
37 ;REG32(MC_DC13) = 0x00000001;
38 0xbf8010d0 0x1
39 ;REG32(MC_DC14) = 0x00000000;
40 0xbf8010e0 0x0
41 ;REG32(MC_DC15) = 0x00000F5F;
42 ; 0xbf8010f0 0xf5f
43 0xbf8010f0 0xf3c
44 ;REG32(MC_DC16) = 0x0000C800;
45 0xbf801100 0xc800
46 ;REG32(MC_DC17) = 0x0000000D;
47 ; 0xbf801110 0xd
48 0xbf801110 0xd
49 ;REG32(MC_DC18) = 0x00000300;
50 0xbf801120 0x300
51 ;REG32(MC_DC19) = 0x00000300;
52 ; 0xbf801130 0x300
53 0xbf801130 0x200
54 ;REG32(MC_DC20) = 0x00000A04;
55 ; 0xbf801140 0xa04
56 0xbf801140 0xa04
57 ;REG32(MC_DC21) = 0x00001c00;
58 0xbf801150 0xd00
59 ; 0xbf801150 0x1f00
60 ;REG32(MC_DC22) = 0x00001E1E;
61 0xbf801160 0xd0d
62 ; 0xbf801160 0x1f1f
63 ;REG32(MC_DC23) = 0x00000000;
64 0xbf801170 0x0
65 ;//Disable ECC
66 ;REG32(MC_DC24) = 0x0000007F;
67 ; 0xbf801180 0x7f
68 0xbf801180 0x062
69 ; 0xbf801180 0x37f
70 ;REG32(MC_DC25) = 0x00000000;
71 0xbf801190 0x0
72 ;REG32(MC_DC26) = 0x00000000;
73 0xbf8011a0 0x0
74 ;REG32(MC_DC27) = 0x00000000;
75 0xbf8011b0 0x0
76 ;REG32(MC_DC28) = 0x00000A24;
77 ; 0xbf8011c0 0xa24
78 0xbf8011c0 0x510
79 ;REG32(MC_DC29) = 0x00002D89;
80 0xbf8011d0 0x2d89
81 ; 0xbf8011d0 0x2d92
82 ;REG32(MC_DC30) = 0x00000022;
83 0xbf8011e0 0x8300
84 ; 0xbf8011e0 0x8235
85 ;REG32(MC_DC31) = 0x00000000;
86 0xbf8011f0 0x0
87 ;REG32(MC_DC32) = 0x00000000;
88 0xbf801200 0x0
89 ;REG32(MC_DC33) = 0x00000000;
90 0xbf801210 0x0
91 ;REG32(MC_DC34) = 0x00000000;
92 0xbf801220 0x0
93 ;REG32(MC_DC35) = 0x00000000;
94 0xbf801230 0x0
95 ;REG32(MC_DC36) = 0x00000000;
96 0xbf801240 0x0
97 ;REG32(MC_DC37) = 0x00000000;
98 0xbf801250 0x0
99 ;REG32(MC_DC38) = 0x00000000;
100 0xbf801260 0x0
101 ;REG32(MC_DC39) = 0x00000000;
102 0xbf801270 0x0
103 ;REG32(MC_DC40) = 0x00000000;
104 0xbf801280 0x0
105 ;REG32(MC_DC41) = 0x00000000;
106 0xbf801290 0x0
107 ;REG32(MC_DC42) = 0x00000000;
108 0xbf8012a0 0x0
109 ;REG32(MC_DC43) = 0x00000000;
110 0xbf8012b0 0x0
111 ;REG32(MC_DC44) = 0x00000000;
112 0xbf8012c0 0x0
113 ;REG32(MC_DC45) = 0x00000600;
114 0xbf8012d0 0x500
115 ;REG32(MC_DC46) = 0x00000000;
116 0xbf8012e0 0x0
117
118 0xbf800060 0x05
119 0xbf801030 0x100
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
This page took 0.059288 seconds and 5 git commands to generate.