7 #define DCON_REG_MODE 1
9 #define MODE_PASSTHRU (1<<0)
10 #define MODE_SLEEP (1<<1)
11 #define MODE_SLEEP_AUTO (1<<2)
12 #define MODE_BL_ENABLE (1<<3)
13 #define MODE_BLANK (1<<4)
14 #define MODE_CSWIZZLE (1<<5)
15 #define MODE_COL_AA (1<<6)
16 #define MODE_MONO_LUMA (1<<7)
17 #define MODE_SCAN_INT (1<<8)
18 #define MODE_CLOCKDIV (1<<9)
19 #define MODE_DEBUG (1<<14)
20 #define MODE_SELFTEST (1<<15)
22 #define DCON_REG_HRES 2
23 #define DCON_REG_HTOTAL 3
24 #define DCON_REG_HSYNC_WIDTH 4
25 #define DCON_REG_VRES 5
26 #define DCON_REG_VTOTAL 6
27 #define DCON_REG_VSYNC_WIDTH 7
28 #define DCON_REG_TIMEOUT 8
29 #define DCON_REG_SCAN_INT 9
30 #define DCON_REG_BRIGHT 10
32 /* GPIO registers (CS5536) */
34 #define MSR_LBAR_GPIO 0x5140000C
36 #define GPIOx_OUT_VAL 0x00
37 #define GPIOx_OUT_EN 0x04
38 #define GPIOx_IN_EN 0x20
39 #define GPIOx_INV_EN 0x24
40 #define GPIOx_IN_FLTR_EN 0x28
41 #define GPIOx_EVNTCNT_EN 0x2C
42 #define GPIOx_READ_BACK 0x30
43 #define GPIOx_EVNT_EN 0x38
44 #define GPIOx_NEGEDGE_EN 0x44
45 #define GPIOx_NEGEDGE_STS 0x4C
46 #define GPIO_FLT7_AMNT 0xD8
47 #define GPIO_MAP_X 0xE0
48 #define GPIO_MAP_Y 0xE4
49 #define GPIO_FE7_SEL 0xF7
54 #define DCONSTAT_SCANINT 0
55 #define DCONSTAT_SCANINT_DCON 1
56 #define DCONSTAT_DISPLAYLOAD 2
57 #define DCONSTAT_MISSED 3
61 #define DCON_SOURCE_DCON 0
62 #define DCON_SOURCE_CPU 1
65 #define DCON_OUTPUT_COLOR 0
66 #define DCON_OUTPUT_MONO 1
This page took 0.054452 seconds and 5 git commands to generate.