1 #ifndef __CONFIG_AVT2_H
2 #define __CONFIG_AVT2_H
4 #include <configs/nanonote.h>
8 #define CONFIG_BOOTARGS "mem=64M console=ttyS0,57600n8 ubi.mtd=2 rootfstype=ubifs root=ubi0:rootfs rw rootwait avt2=1"
9 #define CONFIG_BOOTARGSFROMSD "mem=64M console=ttyS0,57600n8 rootfstype=ext2 root=/dev/mmcblk0p1 rw rootwait avt2=1"
10 #define CONFIG_BOOTCOMMAND "nand read 0x80600000 0x400000 0x200000;bootm"
13 #define SDRAM_BW16 1 /* Data bus width: 0-32bit, 1-16bit */
14 #define SDRAM_BANK4 1 /* Banks each chip: 0-2bank, 1-4bank */
15 #define SDRAM_ROW 13 /* Row address: 11 to 13 */
16 #define SDRAM_COL 10 /* Column address: 8 to 12 */
17 #define SDRAM_CASL 2 /* CAS latency: 2 or 3 */
19 /* SDRAM Timings, unit: ns */
20 #define SDRAM_TRAS 45 /* RAS# Active Time */
21 #define SDRAM_RCD 20 /* RAS# to CAS# Delay */
22 #define SDRAM_TPC 20 /* RAS# Precharge Time */
23 #define SDRAM_TRWL 7 /* Write Latency Time */
24 #define SDRAM_TREF 15625 /* Refresh period: 8192 cycles/64ms */
26 #endif /* __CONFIG_AVT_H */
This page took 0.043511 seconds and 5 git commands to generate.