[malta] enable perf counter support
[openwrt.git] / target / linux / adm5120 / files / arch / mips / include / asm / mach-adm5120 / adm5120_defs.h
1 /*
2 * ADM5120 SoC definitions
3 *
4 * This file defines some constants specific to the ADM5120 SoC
5 *
6 * Copyright (C) 2007-2008 Gabor Juhos <juhosg@openwrt.org>
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License version 2 as published
10 * by the Free Software Foundation.
11 *
12 */
13 #ifndef _ASM_MIPS_MACH_ADM5120_DEFS_H
14 #define _ASM_MIPS_MACH_ADM5120_DEFS_H
15
16 #define ADM5120_SDRAM0_BASE 0x00000000
17 #define ADM5120_SDRAM1_BASE 0x01000000
18 #define ADM5120_SRAM1_BASE 0x10000000
19 #define ADM5120_EXTIO0_BASE 0x10C00000
20 #define ADM5120_EXTIO0_SIZE 0x00200000
21 #define ADM5120_EXTIO1_BASE 0x10E00000
22 #define ADM5120_EXTIO1_SIZE 0x00200000
23 #define ADM5120_MPMC_BASE 0x11000000
24 #define ADM5120_MPMC_SIZE 0x00200000
25 #define ADM5120_USBC_BASE 0x11200000
26 #define ADM5120_USBC_SIZE 0x00200000
27 #define ADM5120_PCIMEM_BASE 0x11400000
28 #define ADM5120_PCIMEM_SIZE 0x00100000
29 #define ADM5120_PCIIO_BASE 0x11500000
30 #define ADM5120_PCIIO_SIZE 0x000FFFF0
31 #define ADM5120_PCICFG_ADDR 0x115FFFF0
32 #define ADM5120_PCICFG_DATA 0x115FFFF8
33 #define ADM5120_PCICFG_SIZE 0x00000010
34 #define ADM5120_SWITCH_BASE 0x12000000
35 #define ADM5120_SWITCH_SIZE 0x00200000
36 #define ADM5120_INTC_BASE 0x12200000
37 #define ADM5120_INTC_SIZE 0x00200000
38 #define ADM5120_UART0_BASE 0x12600000
39 #define ADM5120_UART1_BASE 0x12800000
40 #define ADM5120_UART_SIZE 0x00200000
41 #define ADM5120_SRAM0_BASE 0x1FC00000
42
43 #define ADM5120_NAND_BASE ADM5120_SRAM1_BASE
44 #define ADM5120_NAND_SIZE 0xB
45
46 #define ADM5120_CLK_175 175000000
47 #define ADM5120_CLK_200 200000000
48 #define ADM5120_CLK_225 225000000
49 #define ADM5120_CLK_250 250000000
50
51 #define ADM5120_UART_CLOCK 62500000
52
53 #endif /* _ASM_MIPS_MACH_ADM5120_DEFS_H */
This page took 0.05855 seconds and 5 git commands to generate.