2 /* macros for debug output */
4 #define hcd_dbg(hcd, fmt, args...) \
5 dev_info(hcd->self.controller, fmt, ## args)
6 #define hcd_err(hcd, fmt, args...) \
7 dev_err(hcd->self.controller, fmt, ## args)
8 #define hcd_info(hcd, fmt, args...) \
9 dev_info(hcd->self.controller, fmt, ## args)
10 #define hcd_warn(hcd, fmt, args...) \
11 dev_warn(hcd->self.controller, fmt, ## args)
14 #define devdrv_dbg(fmt, args...) \
15 printk(KERN_INFO "usb_devdrv dbg: ");printk(fmt, ## args)
17 #define devdrv_dbg(fmt, args...) {}
19 #define devdrv_err(fmt, args...) \
20 printk(KERN_ERR "usb_devdrv error: ");printk(fmt, ## args)
21 #define devdrv_info(fmt, args...) \
22 printk(KERN_INFO "usb_devdrv: ");printk(fmt, ## args)
24 #define irq_dbg(fmt, args...) \
25 printk(KERN_INFO "crisv10_irq dbg: ");printk(fmt, ## args)
26 #define irq_err(fmt, args...) \
27 printk(KERN_ERR "crisv10_irq error: ");printk(fmt, ## args)
28 #define irq_warn(fmt, args...) \
29 printk(KERN_INFO "crisv10_irq warn: ");printk(fmt, ## args)
30 #define irq_info(fmt, args...) \
31 printk(KERN_INFO "crisv10_hcd: ");printk(fmt, ## args)
34 #define rh_dbg(fmt, args...) \
35 printk(KERN_DEBUG "crisv10_rh dbg: ");printk(fmt, ## args)
37 #define rh_dbg(fmt, args...) {}
39 #define rh_err(fmt, args...) \
40 printk(KERN_ERR "crisv10_rh error: ");printk(fmt, ## args)
41 #define rh_warn(fmt, args...) \
42 printk(KERN_INFO "crisv10_rh warning: ");printk(fmt, ## args)
43 #define rh_info(fmt, args...) \
44 printk(KERN_INFO "crisv10_rh: ");printk(fmt, ## args)
47 #define tc_dbg(fmt, args...) \
48 printk(KERN_INFO "crisv10_tc dbg: ");printk(fmt, ## args)
50 #define tc_dbg(fmt, args...) {while(0){}}
52 #define tc_err(fmt, args...) \
53 printk(KERN_ERR "crisv10_tc error: ");printk(fmt, ## args)
55 #define tc_warn(fmt, args...) \
56 printk(KERN_INFO "crisv10_tc warning: ");printk(fmt, ## args)
58 #define tc_warn(fmt, args...) {while(0){}}
60 #define tc_info(fmt, args...) \
61 printk(KERN_INFO "crisv10_tc: ");printk(fmt, ## args)
64 /* Debug print-outs for various traffic types */
66 #define intr_warn(fmt, args...) \
67 printk(KERN_INFO "crisv10_intr warning: ");printk(fmt, ## args)
69 #define intr_dbg(fmt, args...) \
70 printk(KERN_DEBUG "crisv10_intr dbg: ");printk(fmt, ## args)
72 #define intr_dbg(fmt, args...) {while(0){}}
75 #define isoc_err(fmt, args...) \
76 printk(KERN_ERR "crisv10_isoc error: ");printk(fmt, ## args)
78 #define isoc_warn(fmt, args...) \
79 printk(KERN_INFO "crisv10_isoc warning: ");printk(fmt, ## args)
81 #define isoc_warn(fmt, args...) {while(0){}}
84 #define isoc_dbg(fmt, args...) \
85 printk(KERN_INFO "crisv10_isoc dbg: ");printk(fmt, ## args)
87 #define isoc_dbg(fmt, args...) {while(0){}}
90 #define timer_warn(fmt, args...) \
91 printk(KERN_INFO "crisv10_timer warning: ");printk(fmt, ## args)
93 #define timer_warn(fmt, args...) {while(0){}}
96 #define timer_dbg(fmt, args...) \
97 printk(KERN_INFO "crisv10_timer dbg: ");printk(fmt, ## args)
99 #define timer_dbg(fmt, args...) {while(0){}}
102 /* Debug printouts for events related to late finishing of URBs */
104 #define late_dbg(fmt, args...) \
105 printk(KERN_INFO "crisv10_late dbg: ");printk(fmt, ## args)
107 #define late_dbg(fmt, args...) {while(0){}}
109 #define late_warn(fmt, args...) \
110 printk(KERN_INFO "crisv10_late warning: ");printk(fmt, ## args)
112 #define errno_dbg(fmt, args...) \
113 printk(KERN_INFO "crisv10_errno dbg: ");printk(fmt, ## args)
115 #define errno_dbg(fmt, args...) {while(0){}}
118 #define dma_dbg(fmt, args...) \
119 printk(KERN_INFO "crisv10_dma dbg: ");printk(fmt, ## args)
120 #define dma_err(fmt, args...) \
121 printk(KERN_ERR "crisv10_dma error: ");printk(fmt, ## args)
122 #define dma_warn(fmt, args...) \
123 printk(KERN_INFO "crisv10_dma warning: ");printk(fmt, ## args)
124 #define dma_info(fmt, args...) \
125 printk(KERN_INFO "crisv10_dma: ");printk(fmt, ## args)
129 #define str_dir(pipe) \
130 (usb_pipeout(pipe) ? "out" : "in")
131 #define str_type(pipe) \
134 switch (usb_pipetype(pipe)) { \
135 case PIPE_ISOCHRONOUS: s = "iso"; break; \
136 case PIPE_INTERRUPT: s = "intr"; break; \
137 case PIPE_CONTROL: s = "ctrl"; break; \
138 case PIPE_BULK: s = "bulk"; break; \
This page took 0.061113 seconds and 5 git commands to generate.