atheros: fix setting the gpio interrupt level when registering a gpio interrupt
authornbd <nbd@3c298f89-4303-0410-b956-a3cf2f4a3e73>
Tue, 5 Aug 2008 16:42:43 +0000 (16:42 +0000)
committernbd <nbd@3c298f89-4303-0410-b956-a3cf2f4a3e73>
Tue, 5 Aug 2008 16:42:43 +0000 (16:42 +0000)
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@12139 3c298f89-4303-0410-b956-a3cf2f4a3e73

target/linux/atheros/files/arch/mips/atheros/gpio.c

index 26fba06..c51de61 100644 (file)
@@ -162,7 +162,7 @@ static void ar5315_gpio_intr_enable(unsigned int irq) {
 
                        /* Set the gpio level trigger mode */
 /*                     reg &= ~(AR5315_GPIO_INT_LVL_M(i)); */
-                       reg |= AR5315_GPIO_INT_LVL(i);
+                       reg |= AR5315_GPIO_INT_LVL(def_lvl);
 
                        /* Enable the gpio pin */
                        reg &= ~(AR5315_GPIO_INT_M);
This page took 0.02405 seconds and 4 git commands to generate.