disable dsp freq use for vlynq bus clock init, disable external clocking (it locks...
[openwrt.git] / target / linux / ar7 /
drwxr-xr-x   ..
-rw-r--r-- 420 Makefile
-rw-r--r-- 257 base-files.mk
drwxr-xr-x - base-files
-rw-r--r-- 5806 config-2.6.22
drwxr-xr-x - files
drwxr-xr-x - image
drwxr-xr-x - patches-2.6.22
drwxr-xr-x - profiles
drwxr-xr-x - src
This page took 0.024456 seconds and 5 git commands to generate.